Data Processor having a built-in internal self test controller f

Details Data Processor having a built-in internal self test controller f Data Processor having a built-in internal self test controller f

1995-07-10

1997-04-01

Beausoliel, Jr., Robert W.

Excavating

39518203, 39518208, 371 27, 371 401, G06F 1108

Patent

active

056175310

ABSTRACT:
A data processor (10) has a single test controller (11). The test controller (11) has a test pattern generator portion (26) and a memory verification element (27). The test pattern generator (26) generates and communicates a plurality of test patterns to the plurality of memories (12, 13, and 14) through a second storage device (17). A first storage device (16) is used to store data read from the plurality of memories (12, 13, and 14). The data from the first storage device is selectively accessed by the memory verification element (27) via the bus (31). A bit (32) or more than one bit is used to communicate to external to the processor (10) whether the memories (12, 13, and 14) are operating in an error free manner.

REFERENCES:
patent: 4414669 (1983-11-01), Heckelman et al.
patent: 4680761 (1987-07-01), Burkness
patent: 4905142 (1990-02-01), Matsubara et al.
patent: 5012471 (1991-04-01), Powell et al.
patent: 5029166 (1991-07-01), Jarwala et al.
patent: 5041742 (1991-08-01), Carbonaro
patent: 5047710 (1991-09-01), Mahoney
patent: 5054024 (1991-10-01), Whetsel
patent: 5097206 (1992-03-01), Perner
patent: 5107501 (1992-04-01), Zorian
patent: 5109382 (1992-04-01), Fukunaka
patent: 5119202 (1992-06-01), Hashimoto et al.
patent: 5181191 (1993-01-01), Farwell
patent: 5202978 (1993-04-01), Nozuyama
patent: 5220281 (1993-06-01), Matsuki
patent: 5221865 (1993-06-01), Phillips et al.
patent: 5225721 (1993-07-01), Gal et al.
patent: 5229657 (1993-07-01), Rackley
patent: 5230000 (1993-07-01), Mozingo et al.
patent: 5258986 (1993-11-01), Zerbe
patent: 5260649 (1993-11-01), Parker et al.
patent: 5260947 (1993-11-01), Posse
patent: 5260948 (1993-11-01), Simpson et al.
patent: 5260949 (1993-11-01), Hashizume et al.
patent: 5260950 (1993-11-01), Simpson et al.
patent: 5285153 (1994-02-01), Ahanin et al.
patent: 5301156 (1994-04-01), Talley
patent: 5301199 (1994-04-01), Ikenaga et al.
patent: 5323108 (1994-06-01), Marker, III et al.
patent: 5325367 (1994-06-01), Dekker et al.
LSSD Compatible and Concurrently Testable RAM; Maeno; IEEE, 1992, pp. 608-614.
Testing of Embedded RAM Using Exhaustive Random Sequences; Maeno; IEEE, 1987, pp. 105-110.
Memory Testing; Fee; IEEE 1978, pp. 81-88.
High Quality Testing of Embedded RAMS Using Circular Self-Test Path; Krasniewski; IEEE, 1992, pp. 652-661.
A Realistic Self-Test Machine for Static Random Access Memories; Dekker; IEEE, 1988, pp. 353-361.
Built-In Self Testing of Embedded Memories; Jain; IEEE, 1986, pp. 27-37.

Affiliated with

Also associated with

Rating

Data Processor having a built-in internal self test controller f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data Processor having a built-in internal self test controller f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data Processor having a built-in internal self test controller f will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-547052