Boots – shoes – and leggings
Patent
1993-03-03
1996-02-20
An, Meng-Ai
Boots, shoes, and leggings
395375, 395800, 395461, 395495, 364938, 3649396, 36494831, 3649314, 36493141, 36493102, 364DIG2, 3642557, 3642564, G06F 932, G06F 942
Patent
active
054936691
ABSTRACT:
A data processor has a plurality of execution units (12), a rename buffer (14) coupled to at least one of the execution units and a plurality of architectural registers (16) coupled to at least one execution unit and to the rename buffer. The rename buffer periodically receives and stores the result and periodically receives requests for the operand. Each received result and operand is associated with an architectural register. The rename buffer periodically forwards one of a set of received results to an execution unit. Each received result of the set is associated with the same architectural register. The rename buffer is operable to determine which entry is the most recently allocated among several that will update the same architectural register. This ability to both manage results destined for the same architectural register and to forward only the appropriate value increases data processor throughput and reduces instruction stalls.
REFERENCES:
patent: 4521851 (1985-06-01), Trubisky et al.
patent: 4631660 (1986-01-01), Woffinden et al.
patent: 4731739 (1988-03-01), Woffinden et al.
patent: 4901233 (1990-02-01), Liptay
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4991090 (1991-02-01), Emma et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5134561 (1992-07-01), Liptay
patent: 5185868 (1993-02-01), Tran
patent: 5226126 (1993-07-01), McFarland et al.
James E. Smith, "Implementing Precise Interrupts in Pipelined Processors", IEEE Transaction on Computer, vol. 37, No. 5, May, 1988, pp. 562-573.
C. J. Wang et al, "Area and Performance Comparison of Pipelined Risc Processors Implementing Different Precise Interrupt Mehods" IEEE Proceedings vol. 140, Jul. 1993.
G. C. Hwang et al, "New Hardware Scheme Supporting Precise exception Handling for Out-of Order Execution", Electronic Letters 6th Jan. 1994, vol. 30, No. 1.
Sohi, Gurindar S., Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers, IEEE Transactions on Computers, vol. 39, No. 3, Mar. 1990.
An Meng-Ai
Chastain Lee E.
Motorola Inc.
LandOfFree
Data processor for simultaneously searching two fields of the re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor for simultaneously searching two fields of the re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor for simultaneously searching two fields of the re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1363023