Data processor for interruption control between the CPU and the

Details Data processor for interruption control between the CPU and the Data processor for interruption control between the CPU and the

1995-09-29

1998-07-21

Elmore, Reba I.

Boots, shoes, and leggings

364200, 39520001, 395311, 395386, 395730, 395725, 395733, 395738, 395740, 395742, 395737, 395734, 395750, 395768, 395856, G05B 1500

Patent

active

057842710

ABSTRACT:
A data processor comprises a CPU and an interruption controller connected with control signal line. The CPU changes signal level at a control signal line in response to an interruption request. The interruption controller executes the interruption control at the timing of rising or falling of the level with detecting a change of the signal level at said control signal line.

REFERENCES:
patent: 4847752 (1989-07-01), Akashi
patent: 5317747 (1994-05-01), Mochida et al.
patent: 5379435 (1995-01-01), Hanaoka
patent: 5481726 (1996-01-01), Kumaki et al.

Affiliated with

Also associated with

Rating

Data processor for interruption control between the CPU and the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor for interruption control between the CPU and the , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor for interruption control between the CPU and the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1652866