Data processor decoding and executing a train of instructions of

Details Data processor decoding and executing a train of instructions of Data processor decoding and executing a train of instructions of

1994-03-14

1996-12-03

Shah, Alpesh M.

Boots, shoes, and leggings

395383, 395389, 395800, 3642328, 3642611, 36426281, 364DIG1, G06F 930

Patent

active

055817742

ABSTRACT:
A data processor decoding and executing a train of instructions of variable length. The data processor includes a first instruction control means for temporarily storing a prefetched instruction code and sequentially outputting said instruction code with units of a predetermined number of bits, and a second instruction control means for decoding an instruction code fed from the first instruction control means, generating control information for data processing based on the decoding, and outputting data indicating instruction update demand quantity to the first instruction control means. Based on the data indicating the update demand quantity, the first instruction control means judges whether it has output a valid instruction code of length exceeding the update demand quantity, and provides an indication of validity or invalidity of the decoded instruction code and controls updating of the instruction code based on a result of the judgement. As a result, it becomes possible to reduce time necessary for the supply of instruction codes and thus improve a data processing speed as the entire processor.

REFERENCES:
patent: 4135242 (1979-01-01), Ward et al.
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4415969 (1983-01-01), Bayliss et al.
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4580214 (1986-04-01), Kubo et al.
patent: 4667305 (1987-05-01), Dill et al.
patent: 4907194 (1990-03-01), Yamada et al.
patent: 4914675 (1990-04-01), Fedele
patent: 5032838 (1991-07-01), Murayama et al.
patent: 5113515 (1992-05-01), Fite et al.
patent: 5202967 (1993-04-01), Matsuzaki et al.
Lampson et al., "An Instruction Fetch Unit for a High-Performance Personal Computer", IEEE Transactions On Computers, vol. C-33, No. 8, Aug. 1984, New York, US, pp. 713-730.

Affiliated with

Also associated with

Rating

Data processor decoding and executing a train of instructions of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor decoding and executing a train of instructions of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor decoding and executing a train of instructions of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-795323