Pulse or digital communications – Synchronizers – Frequency or phase control using synchronizing signal
Reexamination Certificate
2007-11-06
2007-11-06
Ghebretinsae, Temesghen (Department: 2611)
Pulse or digital communications
Synchronizers
Frequency or phase control using synchronizing signal
C375S365000, C375S368000, C375S355000, C714S798000, C370S503000, C370S509000, C370S514000
Reexamination Certificate
active
09841077
ABSTRACT:
In a data processor, a pickup head reads the data from a memory medium. Such data transferred in a plurality of parallel bits in synchronization with the clock signal to a controller unit from a read channel unit. The controller unit detects the predetermined mark for detecting synchronization included in the data in order to establish the synchronization of a series of data to be received from the read channel unit in order to demodulate the data other than the predetermined mark for detecting synchronization. The mark detecting unit in the controller unit detects the predetermined mark for detecting synchronization from the parallel data received with the shift register.
REFERENCES:
patent: 5631783 (1997-05-01), Park
patent: 6118603 (2000-09-01), Wilson et al.
Arent & Fox LLP
Fujitsu Limited
Ghebretinsae Temesghen
Torres Juan Alberto
LandOfFree
Data processor and data processing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor and data processing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor and data processing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3862311