Data processing technique for computer color graphic system

Communications: electrical – Land vehicle alarms or indicators – Internal alarm or indicator responsive to a condition of the...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

340798, 364521, G09G 128

Patent

active

045959170

ABSTRACT:
A frame buffer, divided into three bit planes, is addressed by a single grahic display control chip, whose address signal is altered by an adder to address each bit plane at successive, prescribed time intervals during a single display cycle. A data word of N-bits from each of the first two bit planes is read and latched, then loaded simultaneously with a data word of N-bits from the third bit plane into corresponding shift registers. Thus, the number of memory chips in the frame buffer is minimized and three times the normal data output is achieved during each display cycle.

REFERENCES:
patent: 4016544 (1977-04-01), Morita et al.
patent: 4150364 (1979-04-01), Boltzer
patent: 4183046 (1980-01-01), Dalke et al.
patent: 4217577 (1980-08-01), Roe et al.
patent: 4408223 (1983-10-01), Midland

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data processing technique for computer color graphic system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing technique for computer color graphic system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing technique for computer color graphic system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2275577

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.