Boots – shoes – and leggings
Patent
1986-08-07
1988-08-16
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 900
Patent
active
047648660
ABSTRACT:
A data processing system has a host processor (100) and an interface processor (160) both accessing a RAM (136) via respective RAM address generators (128, 132). RAM control logic (122) coupled to the data bus (124) and associated with the interface processor (160) provides pre-decoding of op codes on the data bus and generates control signals. The control signals are used to speed up memory access by the interface processor, to provide memory address generation for the interface processor, or to control memory access by the interface processor.
REFERENCES:
patent: 3993981 (1976-11-01), Cassarino, Jr. et al.
patent: 4042972 (1977-08-01), Gruner et al.
patent: 4075691 (1978-02-01), Davis et al.
patent: 4096571 (1978-06-01), Vander Mey
patent: 4133030 (1979-01-01), Huettner et al.
patent: 4237534 (1980-12-01), Felix
patent: 4290104 (1981-09-01), Hotley et al.
patent: 4363094 (1982-12-01), Kaul et al.
patent: 4371925 (1983-02-01), Carberry et al.
patent: 4385382 (1983-05-01), Goss et al.
patent: 4462073 (1984-07-01), Grondalski
patent: 4541048 (1985-09-01), Propster et al.
MC68020 32 Bit Microprocessor User's Manual, 2nd Ed., 1984, Motorola Inc., Prentice-Hall, Inc., Englewood Cliffs, N.J., Chpts. 1, 4, 5.
M. Morris Mano, Computer System Architecture, 2nd Ed., 1982, Prentice Hall, Inc., Englewood Cliffs, N.J., pp. 406-424.
Burr-Brown Limited
Coleman Eric
Zache Raulfe B.
LandOfFree
Data processing system with pre-decoding of op codes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system with pre-decoding of op codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system with pre-decoding of op codes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-604106