Data processing system with multi-access memory

Details Data processing system with multi-access memory Data processing system with multi-access memory

1987-11-06

1991-04-16

Shaw, Gareth D.

Boots, shoes, and leggings

3642372, 3642286, 3642443, 364244, 364284, 3642841, 3642842, 3642455, 3642456, G06F 1200, G06F 1516, G06F 1310

Patent

active

050088165

ABSTRACT:
A memory system that includes several memory locations connected to a reading circuit that provides read access to the memory location. The memory system also includes the controller that receives control information. A writing circuit is further included that provides write access to either only a first portion of the memory locations, or simultaneously several portions of the memory locations is designated by the control information. This invention further includes a memory system that provides several memory locations for the storage of information together with the controller having a first port and a second port. The first port provides access to the memory locations in response to a first address range and the second port provides access to the memory locations in response to several address ranges wherein at least one of the address ranges of the second port is different then the address range of the first port. Still further, the invention includes a memory system having a first group of memory locations that store information in accordance with the first address range and a second group of memory locations. The two groups of memory locations are connected to a controller that provides write access to the first group of memory locations in a response to write commands having addresses within the first address range and, simultaneously writing each write command address in the second group of memory locations.

REFERENCES:
patent: 4209839 (1980-06-01), Bederman
patent: 4291371 (1981-09-01), Holtey
patent: 4325116 (1982-04-01), Kranz et al.
patent: 4371929 (1983-02-01), Braun et al.
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4410944 (1983-10-01), Kronies
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4445174 (1984-04-01), Fletcher
patent: 4586133 (1986-04-01), Steckler
patent: 4685082 (1987-08-01), Cheung et al.
patent: 4757441 (1988-07-01), Buckland et al.
IBM Technical Disclosure Bulletin, vol. 26, No. 10B, Mar. 1984, Entitled "Probabilistic Updating for IN-Store Cache Cross-Interrogation", by M. A. Krygowski.
IBM Technical Disclosure Bulletin, vol. 23, No. 7A, Dec. 1980, "System Cache for High Performance Processors", by S. M. Desai.
IBM Technical Disclosure Bulletin, vol. 25, No. 3B, Aug. 1982, "Read-Only Bypass of Cache" by A. H. Duke et al.
IBM RT Personal Computer Technology, Form No. SA23-1057, "Use of a Coprocessor for Emulating the PC AT", by John Irwin.
IBM RT Personal Computer Technology, Form No. SA23-1057, "Coprocessor Software Support", by R. Krishnamurty et al.

Affiliated with

Also associated with

Rating

Data processing system with multi-access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system with multi-access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system with multi-access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-425931