Static information storage and retrieval – Addressing – Sync/clocking
Patent
1987-03-23
1988-12-20
Hecker, Stuart N.
Static information storage and retrieval
Addressing
Sync/clocking
365193, 365230, G11C 800, G11C 700
Patent
active
047929294
ABSTRACT:
A data processing system includes a plurality of memory access devices, each having a characteristic operating speed, for writing data into and reading data from a dynamic random access memory (DRAM) as well as a memory controller for accessing a plurality of addressable storage locations in the DRAM for either storing data in or reading stored data from the various storage locations in the DRAM. The system further includes a dynamic column address strobe (CAS) signal generator responsive to a memory access cycle signal, or READ pulse, and a conventional CAS signal for generating a dynamic CAS signal having a floating trailing edge which extends to the end of the memory access cycle as well as to the trailing edge of the READ pulse irrespective of the length of the memory access cycle signal to allow data to be read from the DRAM by any memory access device regardless of its operating speed during a memory access signal without losing or temporarily storing this data prior to providing it to the memory access device.
REFERENCES:
patent: 4322825 (1982-03-01), Nagami
patent: 4602353 (1986-07-01), Wawersig et al.
patent: 4707811 (1987-11-01), Takemae et al.
Olson Anthony M.
Rajaram Babu
Garcia Alfonso
Hecker Stuart N.
Zenith Electronics Corporation
LandOfFree
Data processing system with extended memory access does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system with extended memory access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system with extended memory access will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1913274