Boots – shoes – and leggings
Patent
1984-07-31
1987-05-26
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 900
Patent
active
046690565
ABSTRACT:
A plurality of data processor units are connected to a common bus which is connected to first and second interleaved storage units. The system is a synchronous one in which timing means establish a series of information transfer intervals. One or more of the processor units contain apparatus for selectively commencing an address transfer on the bus to one of the storage units during a transfer interval; the storage transaction initiated by the address transfer will require more than the one transfer interval to complete. One or more of the processors have means for monitoring the bus in order to determine whether an address on the bus has been transferred to the first or the second storage unit during a particular transfer interval. The address transfer apparatus further includes apparatus responsive to the monitoring apparatus for selectively transferring the next subsequent address to the other of said storage units to thus achieve alternating interleaving between storage units.
REFERENCES:
patent: 3447135 (1969-05-01), Calta et al.
patent: 3997896 (1976-12-01), Cassarino, Jr. et al.
patent: 4128882 (1978-12-01), Dennis
patent: 4130885 (1978-12-01), Dennis
patent: 4232366 (1980-11-01), Levy et al.
patent: 4280176 (1981-07-01), Tan
patent: 4484275 (1984-11-01), Katzman et al.
patent: 4494192 (1985-01-01), Lew et al.
patent: 4564899 (1986-01-01), Holly et al.
"Synchronous LSSD Packet Switching Memory and I/O Channel", T. L. Jeremiah et al., IBM Technical Disclosure Bulletin, vol. 24, No. 10, Mar. 1982, p. 4986.
"The Design of a Computer, The Control Data 6600", J. E. Thornton, Scott, Foresman and Company, Glenview, Ill., published in 1970, pp. 44-56.
Waldecker Donald E.
Wright Charles G.
International Business Machines - Corporation
Kraft J. B.
Mills John G.
Shaw Gareth D.
Tyson Thomas E.
LandOfFree
Data processing system with a plurality of processors accessing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system with a plurality of processors accessing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system with a plurality of processors accessing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-708072