Boots – shoes – and leggings
Patent
1980-01-28
1981-12-15
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 900
Patent
active
043062881
ABSTRACT:
A multiprocessor initialization sequence provides diagnostic routines in each processor and interconnects the several processors only if the diagnostic routines indicate positive results. Apparatus external to the individual processors places the processors in an initialization mode during which time the diagnostic routines will be run. A host selection signal is sent to one of the plural processors and that processor in turn sends subprocessor selection signals to all of the other processors. The diagnostic routine for a given processor is initiated in response to either a host selection signal or a subprocessor selection signal. If a failure is detected in the diagnostic routine in the host processor, the failure is registered and sent to all subprocessors. If a failure is detected in a subprocessor, it is simply registered as a failure but not sent to the host processor. If there are no failures detected in a subprocessor, and if the subprocessor did not receive a failure indication signal from the host, this subprocessor will connect directly to the communication interconnection path for communicating between the various processors. If no failure is detected in the diagnostic routine of the host processor, the host processor will await the receipt of an end report from the subprocessor which signal indicates that the subprocessor completed its diagnostic routine without any failures being detected. When the end report signal is received within a given time, the host processor will be connected to the communications interconnection paths.
REFERENCES:
patent: 3810119 (1974-05-01), Zleve et al.
patent: 4034354 (1977-07-01), Simmons
patent: 4047162 (1977-09-01), Dorey et al.
patent: 4073005 (1978-02-01), Parkin
patent: 4099234 (1978-07-01), Woods et al.
patent: 4100605 (1978-07-01), Holman
patent: 4149241 (1979-04-01), Patterson
patent: 4183089 (1980-01-01), Daughton et al.
IBM Technical Disc. Bull. vol. 21, No. 7, Dec. 1978, p. 2765.
Eng David Y.
Nippon Electric Co. Ltd.
Shaw Gareth D.
LandOfFree
Data processing system with a plurality of processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system with a plurality of processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system with a plurality of processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1906862