Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1997-10-20
2000-02-22
Coleman, Eric
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
712215, G06F 9302
Patent
active
060292423
ABSTRACT:
A system and method is provided for use in register-based CPUs for simultaneously processing data in a series of CPU register banks while concurrently loading and unloading data into additional register banks. The register banks then sequentially shared between arithmetic processors connected to the CPU datapath. Each register bank, after being loaded with data, is connected to a plurality of data processors in sequence and the data in each register bank is processed. The data is not moved between register banks within the datapath, except when it is loaded and unloaded from the datapath. The invention takes advantage of the shorter time required to move control signals, as compared with moving data.
REFERENCES:
patent: 4630230 (1986-12-01), Sundet
patent: 5163132 (1992-11-01), DuLac et al.
patent: 5185876 (1993-02-01), Nguyen et al.
patent: 5222223 (1993-06-01), Webb, Jr. et al.
patent: 5313648 (1994-05-01), Ehlig et al.
patent: 5388217 (1995-02-01), Benzschawel
patent: 5418911 (1995-05-01), Zilka
patent: 5507000 (1996-04-01), Stewart
patent: 5787304 (1998-07-01), Hodges
patent: 5913049 (1999-06-01), Shiell
R. Bhatia, M. Furuta and J. Ponce, Proceedings of the ICASSP--1991 International Conference on Acoustics, Speech, and Signal Processing, IEEE, Toronto, Canada, May 14-17, 1991, pp. 1085-1088.
S. Furber, VLSI RISC Architecture and Organization, Marcel Dekker, Inc., 1989, pp. 111-117, 123-131.
D. A. Patterson and John L. Hennessy, Computer Architecture A Quantitative Approach, Morgan Kaufmann Publishers, Inc., 1990, pp. 450-454.
R. Zaks, Programming the Z80, 3d Edition, SYBEX, Inc., 1982, pp. 61-65.
M. Slater, Microprocessor-Based Design, A Comprehensive Guide to Hardware Design, Prentice Hall, Inc., 1989, pp. 50-52.
i750 .RTM., i860.TM., i960.RTM. Processors and Related Products, Intel Corp.1993, pp. 3-30 through 3-33, 3-82 and 3-86 through 3-87.
i960.TM. CA Microprocessor User's Manual, Intel Corporation, 1992, pp. iii, 2-1 through 2-4.
M. Johnson, Superscalar Microprocessor Design, Prentice-Hall, Inc., 1991, pp. 41-45, 50-55, 159-163.
A. van Sommeren and C. Atack, The ARM RISC Chip, A Programmer's Guide, Addison-Wesley Publishing Co., 1993, pp. 21-35, 107-119.
Coleman Eric
Ripma David C.
Sharp Electronics Corporation
Sharp Kabushiki Kaisha
LandOfFree
Data processing system using a shared register bank and a plural does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system using a shared register bank and a plural, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system using a shared register bank and a plural will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-529809