Patent
1995-06-07
1997-12-02
Auve, Glenn A.
G06F 1314
Patent
active
056945566
ABSTRACT:
A data processing system includes a host processor, a number of peripheral devices, and one or more bridges which may connect between the host, peripheral devices and other hosts or peripheral devices such as in a network. Each bus to bus bridge connects between a primary bus and a secondary bus wherein for the purpose of clarity, the primary bus will be considered as the source for outbound transactions and the destination for inbound transactions and the secondary bus would be considered the destination for outbound transactions and the source for inbound transactions. Each bus to bus bridge includes an outbound data path, an inbound data path, and a control mechanism. The outbound data path includes a queued buffer for storing transactions in order of receipt from the primary bus where the requests in the queued buffer may be mixed as between read requests and write transactions, the outbound path also includes a number of parallel buffers for storing read reply data and address information. The inbound path is a minor image of the outbound path with read requests and write requests being stored in a sequential buffer and read replies being stored in a number of parallel buffers. Both the inbound path and the outbound path in the bus to bus bridge are controlled by a state machine which takes into consideration activity in both directions and permits or inhibits bypass transactions.
REFERENCES:
patent: 4009347 (1977-02-01), Flemming et al.
patent: 4156796 (1979-05-01), O'Neal et al.
patent: 4188665 (1980-02-01), Nagel et al.
patent: 4335426 (1982-06-01), Maxwell et al.
patent: 4354229 (1982-10-01), Davis et al.
patent: 4363093 (1982-12-01), Davis et al.
patent: 4371962 (1983-02-01), Zeitraeg
patent: 4394733 (1983-07-01), Swenson
patent: 4428066 (1984-01-01), Kihara et al.
patent: 4597077 (1986-06-01), Nelson et al.
patent: 4701864 (1987-10-01), Takashima et al.
patent: 4891792 (1990-01-01), Hanamura et al.
patent: 4893307 (1990-01-01), McKay et al.
patent: 4972368 (1990-11-01), O'Brien et al.
patent: 5021949 (1991-06-01), Morten et al.
patent: 5088065 (1992-02-01), Hanamura et al.
patent: 5109515 (1992-04-01), Laggis et al.
patent: 5133074 (1992-07-01), Chou
patent: 5163048 (1992-11-01), Heutink
patent: 5177739 (1993-01-01), Bassneuvo et al.
patent: 5206933 (1993-04-01), Farrell et al.
patent: 5218343 (1993-06-01), Stobbe et al.
patent: 5218680 (1993-06-01), Farrell et al.
patent: 5247620 (1993-09-01), Fukuzawa et al.
patent: 5283868 (1994-02-01), Baker et al.
patent: 5297074 (1994-03-01), Honma
patent: 5317568 (1994-05-01), Bixby et al.
patent: 5317726 (1994-05-01), Horst
patent: 5327532 (1994-07-01), Ainsworth et al.
patent: 5333269 (1994-07-01), Calvignac et al.
patent: 5359602 (1994-10-01), Diaz et al.
patent: 5367674 (1994-11-01), Berk et al.
patent: 5369749 (1994-11-01), Baker et al.
patent: 5455915 (1995-10-01), Coke
patent: 5517650 (1996-05-01), Bland et al.
patent: 5522050 (1996-05-01), Amini et al.
patent: 5535341 (1996-07-01), Shah et al.
IBM Technical Disclosure Bulletin, vol. 37, No. 9, Sep. 1994, pp. 435-439, Peripheral Component Interconnect Daughter-Card Configuration.
IBM Technical Disclosure Bulletin, vol. 35, No. 2, Jul. 1992, pp. 233-239, Architecture for High Performance Transparent Bridges.
IBM Technical Disclosure Bulletin, vol. 36, No. 09A, Sep. 1993, pp. 565-566, Bridge Architecture Including Multiple Instances of a Real-Time Bus.
IBM Technical Disclosure Bulletin, vol. 37, No. 09, Sep. 1994, pp. 163-167, External Post Write Buffer Protocol for Personal Computers.
IBM Technical Disclosure Bulletin, vol. 21, No. 2, Jul. 1978, pp. 463-468, Auxiliary Buffer Management.
IBM Technical Disclosure Bulletin, vol. 37, No. 08, Aug. 1994, pp. 619-621, Method to Initialize the Error Handling Logic of a Peripheral Component Interconnect System.
"Triple bus architecture in communications controllers," Electron. Prod. Des. (UK), vol. 12, No. 1, Jan. 1991, pp. 39-41, M. Hudson.
"Shared Cache Multiprocessing with Pack Computers," Comput. Archit. News (USA) vol. 16, No. 3, Jun. 1988, pp. 64-70, S. Lass.
"Single Chip PCI Bridge and Memory Controller for PowerPC.TM. Microprocessors," Proceedings IEEE International Conference on Computer Design: VLSI in Computers and Processors, (Cat. No. 94CH35712), IEEE Comput. Soc. Press, xvii+639, 1994, pp. 409-412, M.J. Garcia and B.K. Reynolds.
"Design and Evaluation of the High Performance Multi-Processor Server," Proceedings IEEE International Conference on Computer Design: VLSI in Computers and Processors, (Cat. No. 94CH35712), IEEE Comput. Soc. Press, xvii+639, 1994, pp. 66-69, M. Morioka, et al.
"Asymptomatic Performance of a Buffer Model in a Data Sharing Environment," Perform. Eval. Rev. (USA), vol. 22, No. 1, May 1994, pp. 67-76, A. Bittan, et al.
"Disk Cache Architectures for Transaction-like Applications in Parallel Computers," Computing (Austria), vol. 53, No. 1, 1994, pp. 13-31, H. Eckhardt.
"Efficient Locking and Caching of Data in the Multisystem Shared Disks Transaction Environment," Advances in Database Technology--EDBT '92, 3rd International Conference on Extending Database Technology Proceedings, Vienna, Austria, Mar. 23-27, 1992, Springer-Verlag, xii+551, 1992 pp. 453-468, C. Mohan, et al.
"Design and Analysis of Integrated Concurrency-CoherencyControls," Morgan Kaufmann, Los Altos, California, USA, xii+518, 1987, pp. 463-471, D.M. Dias, et al.
Neal Dan M.
Silha Edward J.
Thurber Steven M.
Auve Glenn A.
England Anthony V. S.
Galasso Raymond M.
International Business Machines - Corporation
LandOfFree
Data processing system including buffering mechanism for inbound does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system including buffering mechanism for inbound, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system including buffering mechanism for inbound will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-809047