Data processing system having interfacing circuits assigned to a

Details Data processing system having interfacing circuits assigned to a Data processing system having interfacing circuits assigned to a

1987-04-22

1989-07-18

Williams, Jr., Archie E.

Boots, shoes, and leggings

364200, G06F 1336, G06F 1314, G06F 1340

Patent

active

048499315

ABSTRACT:
An interface circuit can assign a common input/output port address to a plurality of I/O circuits. Each common I/O port is defined in terms of pages. In an actual data input/output, a specific port address is used for port control so as to select one common page. The interface circuit has a first decoder for decoding a specific port address signal. The interface circuit also had a data setter for setting data supplied from a specific bit line of the data bus. The data is set in the data setter in accordance with the decoded signal from the first decoder. Each of the plurality of I/O circuits has a second decoder for decoding the common I/O port address signal. An output from the setter enables a corresponding one of second decoders. As a result, a specific page is selected. When an interrupt request signal is supplied from any one of the I/O circuits, NAND gates generate a specific bit signal for a specific bit line of the data bus in response to the decoded signal from the first decoder so as to allow the system to determine which page is generating the interrupt request signal. The system checks the bit position of the data origin, thereby detecting the page which has supplied the interrupt request signal to the system.

REFERENCES:
patent: 3715725 (1973-02-01), Kievit et al.
patent: 3719930 (1973-03-01), Horoshima
patent: 3815099 (1974-06-01), Cohen et al.
patent: 3833930 (1974-09-01), Macker
patent: 3905025 (1975-09-01), Davis et al.
patent: 4004279 (1977-01-01), Nezu
patent: 4038642 (1977-07-01), Bouknecht et al.
patent: 4040028 (1977-08-01), Pauker et al.
patent: 4048673 (1977-11-01), Hendrie et al.
patent: 4086627 (1978-04-01), Bennett et al.
patent: 4246637 (1981-01-01), Brown et al.
patent: 4271466 (1981-06-01), Yamamoto et al.
patent: 4271468 (1981-06-01), Christensen et al.
patent: 4360870 (1982-11-01), McVey
patent: 4435763 (1984-03-01), Bellay et al.
patent: 4484263 (1984-11-01), Olson et al.
patent: 4484303 (1984-11-01), Provanzano et al.
patent: 4519034 (1985-05-01), Smith et al.
patent: 4598360 (1986-07-01), Loskorn
patent: 4730251 (1988-03-01), Aakre et al.
Article from Electronic Design 15, Jul. 19, 1977, pp. 103-106, entitled "Locate Interrupts for .mu.P Peripherals Quickly Without the Need for Polling".
Article from EDN Feb. 4, 1981, p. 88, entitled "Interrogation Tells .mu.P which Boards are Present".

Affiliated with

Also associated with

Rating

Data processing system having interfacing circuits assigned to a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system having interfacing circuits assigned to a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system having interfacing circuits assigned to a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-177164