Boots – shoes – and leggings
Patent
1979-02-12
1982-07-20
Shaw, Gareth D.
Boots, shoes, and leggings
371 51, G06F 1100, G06F 1300
Patent
active
043409334
ABSTRACT:
In a data processing system which includes a central processing unit (CPU) having one or more common buses to which one or more main memory units for storing program software instructions and program data are connected, logic is provided within the CPU for detecting an attempt to access a main memory location not contained in the one or more main memory units present in the data processing system. Logic is provided for detecting the attempt to access the nonexistent memory location for the case where the access was being done in the course of the CPU executing a software instruction or for the case of where the access was being done to transfer data between the main memory and an input/output controller connected to one of the one or more common buses.
REFERENCES:
patent: 3573855 (1971-04-01), Cragon
patent: 3827029 (1974-07-01), Schlotterer et al.
patent: 4001790 (1977-01-01), Barlow
patent: 4025903 (1977-05-01), Kaufman et al.
patent: 4045781 (1977-08-01), Levy et al.
patent: 4047243 (1977-09-01), Dijkstra
patent: 4051461 (1977-09-01), Hashimoto et al.
patent: 4087855 (1978-05-01), Bennett et al.
Bradley John J.
Miu Ming T.
Panepinto, Jr. William
Shen Jian-Kuo
Chan Eddie P.
Honeywell Information Systems Inc.
Linnell William A.
Prasinos Nicholas
Shaw Gareth D.
LandOfFree
Data processing system having centralized nonexistent memory add does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system having centralized nonexistent memory add, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system having centralized nonexistent memory add will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-253153