Boots – shoes – and leggings
Patent
1987-05-22
1990-09-25
Zache, Raulfe B.
Boots, shoes, and leggings
3642563, G06F 1200
Patent
active
049597701
ABSTRACT:
In a data processing system having a central processing unit, at least an input/output unit such as an MT unit or a floppy disk unit, a memory, an address bus, a first address translation unit, a second address translation unit, and an address selection unit, an output address from the central processing unit is translated by the first address translation unit to supply a resultant address to the address bus and, an output address from the input/output unit is directly fed to the address bus. An address on the address bus is delivered to the address selection unit, and the address selection unit selectively supplies the memory with the output address delivered from the first translation unit onto the address bus or with the resultant address obtained by translating the output address from the input/output unit by means of the second translation unit. In this configuration, the second address translation unit, to translate an address from the input/output unit, is disposed at an input to the memory, which eliminates the necessity for a translator on the side of the input/output device.
REFERENCES:
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3800291 (1974-03-01), Locke et al.
patent: 4155119 (1929-05-01), DeWard et al.
patent: 4163280 (1979-07-01), Mori et al.
patent: 4277826 (1981-07-01), Collins et al.
patent: 4320456 (1982-03-01), Heise et al.
patent: 4373179 (1983-02-01), Katsumata
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4403283 (1983-09-01), Myntti et al.
patent: 4410941 (1983-10-01), Barrow et al.
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4513369 (1985-04-01), Sato
patent: 4513371 (1985-04-01), Celio
patent: 4550368 (1985-10-01), Bechtolsheim
patent: 4608629 (1986-08-01), Nagel
patent: 4654791 (1987-03-01), Ushiro
"VAX Hardware Handbook", 1980, pp. 202,203,206,207,316,317.
Cohen et al., "The Design and Implementation of the MC68851 Page Memory Management Unit", IEEE Micro, vol. 6, No. 2, Apr. 1986, pp. 13-28.
Fukuoka Kazuhiko
Kamiya Shuji
Kondo Megumu
Sadamitsu Hitoshi
Shinozaki Masatsugu
Hitachi , Ltd.
Hitachi Microcomputer Engineering
Zache Raulfe B.
LandOfFree
Data processing system employing two address translators, allowi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system employing two address translators, allowi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system employing two address translators, allowi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-332601