Patent
1996-09-24
2000-02-01
Lee, Thomas C.
395552, G06F 104
Patent
active
060212640
ABSTRACT:
In a data processing system, when a write mode register stores a delay information, a write data output signal generation unit delays an output start timing of write data by a predetermined time length, so that even if a just preceding read data exists on a data bus, the write data is outputted to the data bus after the just preceding read data has disappeared from the data bus. A write strobe signal generation unit makes an output timing of a write strobe signal in time with the output timing of the write data. Thus, it is possible to avoid collision between read data and write data without providing a special collision preventing buffer on the a data bus and without inserting a halt condition between a read cycle and a write cycle.
REFERENCES:
patent: 3984812 (1976-10-01), Dahlberg et al.
patent: 4476401 (1984-10-01), Lin
patent: 4841488 (1989-06-01), Sanada
patent: 5014245 (1991-05-01), Muroka et al.
patent: 5313422 (1994-05-01), Houston
patent: 5371880 (1994-12-01), Bhattacharya
patent: 5388250 (1995-02-01), Lewis et al.
patent: 5469547 (1995-11-01), Pawlowski
patent: 5537557 (1996-07-01), Briffett et al.
patent: 5574866 (1996-11-01), Smith et al.
Courtenay, III St.-John
Lee Thomas C.
NEC Corporation
LandOfFree
Data processing system capable of avoiding collision between rea does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system capable of avoiding collision between rea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system capable of avoiding collision between rea will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-944485