Data processing system and method with prefetch buffers

Details Data processing system and method with prefetch buffers Data processing system and method with prefetch buffers

1993-01-25

1994-05-31

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 36424345, 3642445, G06F 1208

Patent

active

053177185

ABSTRACT:
A memory system (10) utilizes miss caching by incorporating a small fully-associative miss cache (42) between a cache (18 or 20) and second-level cache (26). Misses in the cache (18 or 20) that hit in the miss cache have only a one cycle miss penalty, as opposed to a many cycle miss penalty without the miss cache (42). Victim caching is an improvement to miss caching that loads a small, fully associative cache (52) with the victim of a miss and not the requested line. Small victim caches (52) of 1 to 4 entries are even more effective at removing conflict misses than miss caching. Stream buffers (62) prefetch cache lines starting at a cache miss address. The prefetched data is placed in the buffer (62) and not in the cache (18 or 20). Stream buffers (62) are useful in removing capacity and compulsory cache misses, as well as some instruction cache misses. Stream buffers (62) are more effective than previously investigated prefetch techniques when the next slower level in the memory hierarchy is pipelined. An extension to the basic stream buffer, called multi-way stream buffers (62), is useful for prefetching along multiple intertwined data reference streams.

REFERENCES:
patent: 3938097 (1976-02-01), Niguette, III
patent: 4458310 (1984-07-01), Chang
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4467414 (1984-08-01), Akagi et al.
patent: 4823259 (1989-04-01), Aichelmann, Jr. et al.
patent: 4847753 (1989-07-01), Matsuo et al.
patent: 4897783 (1990-01-01), Nay
patent: 4926323 (1990-05-01), Baror et al.
patent: 4942520 (1990-07-01), Langendorf
patent: 4974156 (1990-11-01), Harding et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5101341 (1992-03-01), Circello et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5148536 (1992-09-01), Witek et al.
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5214765 (1993-05-01), Jensen
Liu, L., "Increasing Hit Ratios in Second Level Caches and Reducing the Size of Second Level Storage" IBM Technical Disclosure Bulletin: vol. 27, No. 1A, Jun. 1984.
Maytal, B., et al; "Design Considerations for a General-Purpose Microprocessor"; Computer, vol. 22, No. 1, Jan. 1989.
Jouppi, Norman, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers", Computer Architectur News: vol. 18, No. 2, Jun. 1990.

Affiliated with

Also associated with

Rating

Data processing system and method with prefetch buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system and method with prefetch buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system and method with prefetch buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1634874