Data processing system and method for providing memory access pr

Details Data processing system and method for providing memory access pr Data processing system and method for providing memory access pr

1993-11-09

1997-04-22

Lane, Jack A.

395413, G06F 1208, G06F 1214

Patent

active

056236360

ABSTRACT:
A data processing system (10 or 28) and method uses a memory management unit (MMU 14). The processor has two privileged modes of operations, such as a user mode and a supervisor mode of operation. The MMU 14 has a first mode of operation wherein logical address translation is performed via cache accesses and tablewalks, and a second mode of operation. The second mode of operation involves providing translation attribute bits from one of either a first transparent translation register (TTR 16), a second transparent translation register (TTR 18), or a default location (22). The TTRs (16 and 18) can each map different address spaces and different addressed memory sizes and the default location (22) covers all memory that is not mapped by one of the TTRs (16 or 18). The default location (22) is programmable, provides write protection, and provides attribute bits independent from the privilege mode.

REFERENCES:
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5321836 (1994-06-01), Craword et al.

Affiliated with

Also associated with

Rating

Data processing system and method for providing memory access pr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system and method for providing memory access pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system and method for providing memory access pr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-349334