Data processing system and memory controller for lock semaphore

Details Data processing system and memory controller for lock semaphore Data processing system and memory controller for lock semaphore

1990-12-28

1994-03-08

Dixon, Joseph L.

Boots, shoes, and leggings

395325, 395425, 364DIG1, 364DIG2, G06F 1300

Patent

active

052934918

ABSTRACT:
A local processor is connected to one port of a dual port memory controller. A bus having a BURST signal line is connected to the other port. The memory controller controls access to a local memory. A remote processor can perform a semaphore operation on a semaphore stored in the local memory by translating a LOCK signal from the remote processor into a bus BURST signal that is activated for a period allowing the remote processor to read and modify the semaphore. While the semaphore operation is being performed, the local processor can access the local memory.

REFERENCES:
patent: 4394725 (1983-07-01), Bienvenu et al.
patent: 4574350 (1986-03-01), Starr
patent: 4644496 (1987-02-01), Andrews
patent: 4718002 (1988-01-01), Carr
patent: 4754398 (1988-06-01), Pribnow
patent: 4805106 (1989-02-01), Pfeifer
patent: 5050072 (1991-09-01), Earnshaw et al.
patent: 5142676 (1992-08-01), Fried et al.
patent: 5159686 (1992-10-01), Chastain et al.
patent: 5163143 (1992-11-01), Culley et al.
patent: 5179665 (1993-01-01), Roslund et al.
Mano, computer system architecture, 2nd edition, 1982, pp. 403-473.

Affiliated with

Also associated with

Rating

Data processing system and memory controller for lock semaphore does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system and memory controller for lock semaphore , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system and memory controller for lock semaphore will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-160619