Boots – shoes – and leggings
Patent
1993-11-01
1996-11-26
Coleman, Eric
Boots, shoes, and leggings
3642601, 3642651, 3642715, 364DIG1, 395287, G06F 1322
Patent
active
055794920
ABSTRACT:
A method and apparatus for controlling a bus within a data processing system has a first control bit (SAS*), a second control bit (CLA*), and at least one termination signal (TA*, TRA*, TEA*). The termination signals cannot usually be provided as a valid signal for every clock edge of the apparatus when the apparatus is operating at a high frequency. Therefore, within in the apparatus, the termination signals are not always sampled at every clock edge. Instead, there is at least one counter within the primary master (10) which delays the sampling of the termination bits for a predetermined number of clocks cycles to allow time for the termination signals to settle and become valid logic signals before sampling begins. The SAS* signal communicates, external to the primary master (10), whether the sampling of the termination bits is being performed, or the sampling of the termination bits is being suppressed.
REFERENCES:
patent: 4368514 (1983-01-01), Persaud
patent: 4949241 (1990-08-01), Iwasaki
patent: 5101479 (1992-03-01), Baker
patent: 5193193 (1993-03-01), Iyer
patent: 5237696 (1993-08-01), Best
Coleman Eric
Motorola Inc.
Witek Keith E.
LandOfFree
Data processing system and a method for dynamically ignoring bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system and a method for dynamically ignoring bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system and a method for dynamically ignoring bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1980686