Data processing system

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1338

Patent

active

046494707

ABSTRACT:
A data processing system using microcode architecture in which a two-level microcode system comprises one or more first, or "horizontal", microinstructions and a plurality of second, or "vertical", microinstruction portions in a vertical microcontrol store. In a preferred embodiment the vertical microinstruction portions include one or more "modifier" fields, a selection field for selecting a horizontal microinstruction and a sequencing field for selecting the next vertical microinstruction portion of a sequence thereof, one or more fields of the horizontal microinstructions being capable of modification by the vertical modifier fields in order to form output microinstructions for performing data processing operations. Unique bus protocol signals are generated to prevent simultaneous access to the system bus by two competing system components and to permit substantially immediate control of the systems bus by a component without requiring a CPU decision thereon. Further, a unique system I/O interface unit permits access to certain I/O components via other I/O buses, such unit utilizing a unique polling technique to identify on an updated basis, all components present on one of such other buses. The system I/O interface unit also includes a unique frequency synthesizer unit for providing at least one clock signal having a substantially constant frequency which can be generated in response to any one of a plurality of input clock signals each having a different frequency.

REFERENCES:
patent: 3742457 (1973-06-01), Calle et al.
patent: 3967246 (1976-06-01), House
patent: 3999163 (1976-12-01), Levy et al.
patent: 4000485 (1976-12-01), Barlow et al.
patent: 4025906 (1977-05-01), Riikonen
patent: 4038644 (1977-07-01), Duke et al.
patent: 4041472 (1977-08-01), Shah et al.
patent: 4047157 (1977-09-01), Jenkins
patent: 4047162 (1977-09-01), Dorsey et al.
patent: 4245307 (1981-01-01), Kapeghian et al.
patent: 4261033 (1981-04-01), Lemay et al.
patent: 4354225 (1982-10-01), Frieder et al.
patent: 4418382 (1983-11-01), Larson et al.
IEEE Trans. on Nuclear Science, vol. NS-26, No. 4, Aug. 79, R. W. Downing, "Fastbus--Details of Addressing and Bus Mastership".
IEEE Trans. on Nuclear Science, vol. NS-26, No. 1, Feb. 1979, R. S. Larsen: "Status of the Inter-Laboratory Development of a High-Speed Standard Data Bus-Fastbus".
IEEE Computer Society International Conference, COMPCOPN 75, 25th-27th, Feb. 1975, A. Baum et al.: "Hardware Considerations in a Microcomputer Multiprocessing System".

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1024958

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.