Boots – shoes – and leggings
Patent
1993-04-02
1996-03-26
Trans, Vincent N.
Boots, shoes, and leggings
364489, 364488, G06F 1750
Patent
active
055026486
ABSTRACT:
An integrated circuit structure is generated to perform a given combinational function. A data processing system generates the integrated circuit structure when provided with an input specification of the function to be performed by the structure. The resulting integrated circuit structure is comprised of both restoring logic networks and pass logic networks. The integrated circuit structure is generated in three major steps. First, data structures, comprised of multidimensional spaces, are computed to represent the function. Two types of data structures are computed: those which view an input as a pass value and a data structure which views the inputs solely as control variables. In the second major step prime implicants are found within the data structures. Third, from among the prime implicants a certain subset is selected to cover the function most efficiently. The third major step, of selecting a most efficient subset of prime implicants, further comprises three main substeps. First, counting the number of data structure nodes covered by the subset of prime implicants selected. Second, the number of transistors required to implement the subset of prime implicants is calculated. Third, the number of nodes from the first substep is divided by the number of transistors from the second substep to produce an efficiency metric.
REFERENCES:
patent: 4541067 (1985-09-01), Whitaker
patent: 4622648 (1986-11-01), Whitaker
W. D. Becher, "Karnaugh Map Minimization," Logical Design Using Integrated Circuits, 1977, Hayden Book Co. USA, pp. 93-119.
S. Whitaker, "Pass-Transistor Networks Optimize n-MOS Logic," Electronics, pp. 144-148.
R. Brayton et al., "Multiple-Level Logic Optimization System," IEEE Inter Conf. on CAD, 1986, pp. 356-359.
M. Y. Tsai, "Pass Transistor Networks in MOS Technology: Synthesis, Performance, and Testing," Proc. of IEEE Conf., 1983, pp. 509-512.
O. Ishizuka, "Synthesis of a Pass Transistor Network Applied to Multi-Valued Logic," Proc. of the 16th IEEE ISMVL, 1986, pp. 51-57.
O. Ishizuka and J. Xu, "Simplification of Pass Transistor Networks and its Applications," Proc. of 17th IEEE ISMVL, 1987, pp. 292-297.
R. K. Brayton and C. McMullen, "The Decomposition and Factorization of Boolean Expression," IEEE Symposium on Circuits and Systems, 1982, pp. 49-54.
E. Detjens et al., "Technology Mapping in MIT," Proc. of IEEE Int'l conf. on CAD, 1987, pp. 116-119.
Brayton et al., "MIS: A Multiple-Level Optimization System," Proc. of Int'l Workshop on Logic Synthesis, 1987.
Massachusetts Institute of Technology
Trans Vincent N.
LandOfFree
Data processing method of generating integrated circuits using p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing method of generating integrated circuits using p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing method of generating integrated circuits using p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-921062