Boots – shoes – and leggings
Patent
1988-03-31
1990-12-18
Zache, Raulfe B.
Boots, shoes, and leggings
364243, 364244, 3642443, 3642446, 3642384, 3642328, G06F 300
Patent
active
049791036
ABSTRACT:
A method and apparatus for controlling a plurality of bus interfaces in a system including on one chip a central processing unit and an internal memory. A first operand retrieving operation is executed by a first operand retrieving unit when one operand is discriminated that is located outside a chip, and a second operand retrieving operation is executed by a second operand retrieving unit when another operand is discriminated that is located inside the chip, so that the operand is read to the central processing unit in accordance with the bus interface signals of the first and the second operand retrieving units.
REFERENCES:
patent: 4307447 (1981-12-01), Provanzano et al.
patent: 4371928 (1983-02-01), Barlow et al.
patent: 4371947 (1983-02-01), Fujisawa
patent: 4486827 (1984-12-01), Shima et al.
patent: 4564889 (1986-01-01), Holly et al.
patent: 4612613 (1986-09-01), Gershenson et al.
patent: 4638451 (1987-01-01), Hester et al.
patent: 4646232 (1987-02-01), Chang et al.
"Microprocessors", IEEE Spectrum, Jan. 1985, pp. 53-55.
Kida Hiroyuki
Komagawa Tooru
Maejima Hideo
Hitachi , Ltd.
Zache Raulfe B.
LandOfFree
Data processing method and apparatus having plural bus interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing method and apparatus having plural bus interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing method and apparatus having plural bus interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1429781