Data processing device having split-mode DMA channel

Details Data processing device having split-mode DMA channel Data processing device having split-mode DMA channel

1993-08-19

1998-10-20

Shah, Alpesh M.

395842, G06F 1300

Patent

active

058261010

ABSTRACT:
A data processing device comprising comprising a memory having a plurality of addressable memory locations, a processor circuit, an input register operative to hold input data, an output register operative to hold output data, and a direct memory access (DMA) circuit operative to receive input data from the input register for storing the input data in a first memory location and to concurrently send output data from a second memory location to said output register. Other devices, systems and methods are also disclosed.

REFERENCES:
patent: 4439839 (1984-03-01), Kneib et al.
patent: 4577282 (1986-03-01), Caudel et al.
patent: 4646232 (1987-02-01), Chang et al.
patent: 4658350 (1987-04-01), Eggebrecht et al.
patent: 4713748 (1987-12-01), Magar et al.
patent: 4805094 (1989-02-01), Oye et al.
patent: 4829475 (1989-05-01), Ward et al.
patent: 4833649 (1989-05-01), Greub
patent: 4878190 (1989-10-01), Darley et al.
patent: 4893302 (1990-01-01), Hemmady et al.
patent: 4912636 (1990-03-01), Magar et al.
patent: 4920480 (1990-04-01), Murakami et al.
patent: 4933840 (1990-06-01), Sera et al.
patent: 4959782 (1990-09-01), Tulpule et al.
patent: 4980828 (1990-12-01), Kapcio et al.
patent: 5001624 (1991-03-01), Hoffman et al.
patent: 5005121 (1991-04-01), Nakada et al.
patent: 5014247 (1991-05-01), Albachten, III et al.
patent: 5056010 (1991-10-01), Huang
patent: 5072420 (1991-12-01), Conley et al.
patent: 5099417 (1992-03-01), Magar et al.
patent: 5119487 (1992-06-01), Taniai et al.
patent: 5151999 (1992-09-01), Marzucco et al.
patent: 5163132 (1992-11-01), DuLac et al.
patent: 5179662 (1993-01-01), Corrigan et al.
patent: 5193169 (1993-03-01), Ishikawa
Second Generation TMS320 User's Guide, Texas Instruments, Copyright 1987, pp. 3.20, 3.21, 4.2, 4.3, 4.86 and 4.87.
Intelligent Buffer Reconciles Fast Processors and Slow Peripherals; Electronics, Sep. 11, 1980, Daniel L. Hillman, Zilog Inc. Cupertino, California; pp. 131-135.

Affiliated with

Also associated with

Rating

Data processing device having split-mode DMA channel does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing device having split-mode DMA channel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing device having split-mode DMA channel will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-258671