Boots – shoes – and leggings
Patent
1987-12-28
1991-01-29
Fleming, Michael R.
Boots, shoes, and leggings
3642423, 36424233, G06F 1328
Patent
active
049891138
ABSTRACT:
A microcomputer is disclosed which provides for a dedicated DMA data and address bus connecting an on-chip DNA controller with on-chip memories, and with on-chip ports for access to external memory and input/output devices. The DMA controller contains a control register which has two start bits, capable of representing four start codes. The four start codes allow for the unconditional starting and aborting of a DMA transfer, as well as for stopping the DMA after the current read or write operation, or after the next write operation (i.e., completion of a data word transfer). The control register also contains two status bits which the DMA controller writes with the status of the DMA operation, and also contains two synchronization bits for synchronizing the DMA operation in the source, destination, or source and destination modes (or not at all). Two interrupt enable registers are provided in the microcomputer, for independently enabling interrupts for the CPU and the DMA. In any of the synchronization modes, the DMA will suspend its operation awaiting an interrupt which is not enabled for the CPU but which is enabled for purposes of DMA. The use of system interrupts for DMA synchronization does not require dedicated DMA interrupt terminals for the microcomputer.
REFERENCES:
patent: 3757306 (1973-09-01), Boone
patent: 4074351 (1978-02-01), Boone et al.
patent: 4075691 (1978-02-01), Davis et al.
patent: 4528626 (1985-07-01), Dean et al.
patent: 4577282 (1986-03-01), Caudel et al.
patent: 4688166 (1987-08-01), Schneider
patent: 4782439 (1988-11-01), Barkar et al.
patent: 4797853 (1989-01-01), Savage et al.
patent: 4847750 (1989-07-01), Daniel
patent: 4908748 (1990-03-01), Pathak et al.
P. Kogge, The Architecture of Pipelined Computers, McGraw-Hill Book Company, pp. 38-47, 1981.
M. Yano et al., "An LSI Digital Signal Processor", IEEE, 1982, pp. 1073-1076.
NEC Electronics U.S.A. Inc., 1982 Catalog, pp. 551-567.
H. Kikuchi et al., "A 23K Gate CMOS DSP with 100ns Multiplication", IEEE International Solid-State Circuits Conference, 1983, pp. 128-129.
R. Kershaw et al., "A Programmable Digital Signal Processor with 32b Floating Point Arithmetic", IEEE International Solid-State Circuits Conference, 1985, pp. 92-93, 318.
Y. Mochida et al., "A High Performance LSI Digital Signal Processor for Communication", IEEE Journal on Selected Areas in Communications, vol. SAC-3, No. 2, 1985, pp. 347-356.
H. Yamauchi et al., "An 18-Bit Floating-Point Signal Processor VLSI with an On-Chip 512W Dual-Port RAM", IEEE, 1985, paper 6.4, pp. 204-207.
W. Hays et al., "A 32-Bit VLSI Digital Signal Processor", IEEE Journal of Solid-State Circuits, vol. SC-20, No. 5, 1985, pp. 998-1004.
Microsystem Components Handbook-Microprocessors Volume I, Intel Corporation, 1985, pp. 3.52-3.57, 3.72-3.75.
Chun Debra A.
Demond Thomas W.
Fleming Michael R.
Hollander James F.
Sharp Melvin
LandOfFree
Data processing device having direct memory access with improved does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing device having direct memory access with improved, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing device having direct memory access with improved will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-818509