Electrical computers and digital processing systems: processing – Instruction decoding – Decoding instruction to accommodate variable length...
Patent
1996-12-18
2000-12-26
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Instruction decoding
Decoding instruction to accommodate variable length...
712226, G06F 1500
Patent
active
061675059
ABSTRACT:
A certain target instruction and a prefix instruction for expanding the function of that target instruction are input to the present data processing circuit. The data processing circuit analyzes the thus-input instruction code and performs the processing necessary for the execution of that instruction. The data processing circuit comprises an instruction decoder section, a register file, and an instruction execution section that executes the instruction based on operational details of the instruction analyzed by the instruction decoder section. The instruction decoder section comprises an ext instruction processing section that processed the expansion of immediate data from the prefix instruction.
REFERENCES:
patent: 3657705 (1972-04-01), Mekota, Jr. et al.
patent: 5303358 (1994-04-01), Baum
May et al. "The Transputer." Neural Computers, Sep. 28, 1997, pp. 477-486.
Dirac, J.F. "Control Word Expansion." IBM Technical Disclosure Bulletin, vol. 3, No. 7, Dec. 1960, p. 23.
Kubota Satoshi
Kudo Makoto
Miyayama Yoshiyuki
Donaghue Larry D.
Seiko Epson Corporation
LandOfFree
Data processing circuit with target instruction and prefix instr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing circuit with target instruction and prefix instr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing circuit with target instruction and prefix instr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1006661