Electrical computers and digital processing systems: multicomput – Multicomputer data transferring via shared memory
Reexamination Certificate
2005-03-29
2005-03-29
Bragdon, Reginald G. (Department: 2188)
Electrical computers and digital processing systems: multicomput
Multicomputer data transferring via shared memory
C711S149000, C711S168000, C711S157000, C711S005000
Reexamination Certificate
active
06874013
ABSTRACT:
A data processing arrangement (1) comprises a first processor (PROC1) for providing successive sets of input data, a second processor (PROC2) for receiving successive sets of output data and a memory system (2) comprising a plurality of memory circuits (MEM) for storing the input and output data. According to the invention, the data processing arrangement further comprises a master controller (MCP) for setting up memory system by means of control commands (CC) associated with a set of input data and a set of output data. These control commands are received in the memory system by a control unit (MCU). When a data (Di) from the set of input data is provided by the first processor, this control unit selects, on the basis of the control commands, a first memory circuit and generates a write-address (AD_W) in said first memory circuit. In the same way, when a data (Do) from the set of output data is required by the second processor, the control unit, on the basis of the control commands, selects a second memory circuit and generates a read-address (AD_R) in said second memory circuit. Thus, there is no need for the processors to provide addresses when they require or send data therefore leading to a simple data processing arrangement.
REFERENCES:
patent: 4694426 (1987-09-01), Mason
patent: 4698753 (1987-10-01), Hubbins et al.
patent: 4734850 (1988-03-01), Torii et al.
patent: 4930066 (1990-05-01), Yokota
patent: 5027330 (1991-06-01), Miller
patent: 5261064 (1993-11-01), Wyland
patent: 5371877 (1994-12-01), Drako et al.
patent: 5696940 (1997-12-01), Liu et al.
patent: 5852608 (1998-12-01), Csoppenszky et al.
patent: 6263410 (2001-07-01), Kao et al.
Bragdon Reginald G.
Uve Michael J.
LandOfFree
Data processing arrangement and memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing arrangement and memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing arrangement and memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3457517