Data processing apparatus providing bus attribute information fo

Details Data processing apparatus providing bus attribute information fo Data processing apparatus providing bus attribute information fo

1993-01-27

1997-11-18

Eng, David Y.

39518321, G06F 940, G06F 1130

Patent

active

056896948

ABSTRACT:
The data processing apparatus which outputs information regarding the prefetching of an instruction in the destination of a branch instruction prior to the confirmation of its branch condition. The apparatus uses the output information to delete unexecuted memory access from a trace memory so as to accurately trace the execution sequence of the apparatus by an incircuit emulator. Bus attribute information is output which indicates that the bus cycle under operation is an instruction fetch bus cycle in the destination of a branch instruction. Additionally, status information regarding a prefetched instruction in the destination of a branch instruction is used in order to invalidate the prefetched instruction.

REFERENCES:
patent: 4084228 (1978-04-01), Dufond
patent: 4085448 (1978-04-01), Kogge
patent: 4992932 (1991-02-01), Toshiharu
patent: 5127091 (1992-06-01), Boufarah
patent: 5305389 (1994-04-01), Palmer
patent: 5440722 (1995-08-01), VanderSpek
MC68040 32-BIT, Microprocessor User's Manual, Sec. 5.9.1 "Processor Status" .

Affiliated with

Also associated with

Rating

Data processing apparatus providing bus attribute information fo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing apparatus providing bus attribute information fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus providing bus attribute information fo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1573579