Communications: electrical – Digital comparator systems
Patent
1974-07-12
1976-04-06
Malzahn, David H.
Communications: electrical
Digital comparator systems
G06F 906
Patent
active
039493768
ABSTRACT:
Instructions are written in multi-word blocks into an instruction buffer from a slave store, and then scanned sequentially. The instruction buffer is unequally divided, a first part of a block being written into the smaller portion of the buffer during scanning of the larger portion, and the remainder of the block being written into the larger portion during scanning of the smaller portion. Thus, more time is available for an initial write from a block, which is when delays are more likely to occur due to the block having to be fetched from main store.
REFERENCES:
patent: 3573854 (1971-04-01), Watson et al.
patent: 3717850 (1973-02-01), Ghiron et al.
patent: 3736566 (1973-05-01), Anderson et al.
patent: 3840861 (1974-10-01), Amdahl et al.
Ball Roger James
Williams Andrew Gibson
Cennamo Anthony D.
Douglas, Jr. George R.
International Computers Limited
Malzahn David H.
LandOfFree
Data processing apparatus having high speed slave store and mult does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus having high speed slave store and mult, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus having high speed slave store and mult will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1579973