Data processing apparatus having first bus with bus arbitration

Details Data processing apparatus having first bus with bus arbitration Data processing apparatus having first bus with bus arbitration

1992-08-28

1995-07-18

Ray, Gopal C.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358442, 370 852, 364240, 3642402, 3642405, 3642407, 3642419, 3642426, 36424292, 364DIG1, G06F 1336

Patent

active

054349834

ABSTRACT:
An image processing apparatus containing a first bus, a second bus, a CPU connected to the first bus, a plurality of bus user units respectively connected to the second bus, a bus control unit connected with each of the plurality of bus user units and the CPU, and a bus connect/isolate gate unit connected with the first and second buses and the bus control unit. Each of the plurality of bus user units and the CPU contains a bus request signal sending unit for sending a bus request signal to the bus control unit when each of the plurality of bus user units and the CPU has a demand to use the second bus. The bus connect/isolate gate unit can isolate the first bus from the second bus, or connect the first bus with the second bus, under control of the bus control unit. The bus control unit receives the bus request signal from each of the plurality of bus user units and the CPU, determines one of the plurality of bus user units and the CPU, which sends the bus request signal to the bus control unit, as an acknowledged unit, sends an acknowledge signal to the acknowledged unit, makes the bus connect/isolate gate connect the first bus with the second bus when the CPU is the acknowledged unit, and makes the bus connect/isolate gate isolate the first bus from the second bus when the CPU is not the acknowledged unit.

REFERENCES:
patent: 4453214 (1984-06-01), Adcock
patent: 4494193 (1985-01-01), Brahm et al.
patent: 4503496 (1985-03-01), Holzner et al.
patent: 4706126 (1987-11-01), Kondo
patent: 4737932 (1988-04-01), Baba
patent: 4751634 (1988-06-01), Burrus, Jr. et al.
patent: 4868741 (1989-09-01), Gula et al.
patent: 4975838 (1990-12-01), Mizuno et al.
patent: 5118970 (1992-06-01), Olson et al.
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5191656 (1993-03-01), Forde, III et al.
patent: 5239636 (1993-08-01), Dujari et al.
patent: 5303067 (1994-04-01), Kang et al.
patent: 5309567 (1994-05-01), Mizukami

Affiliated with

Also associated with

Rating

Data processing apparatus having first bus with bus arbitration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing apparatus having first bus with bus arbitration , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus having first bus with bus arbitration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2421897