Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-06-06
2006-06-06
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185010, C365S185330
Reexamination Certificate
active
07057937
ABSTRACT:
A data processing apparatus having a built-in flash memory and being capable of rewriting the built-in flash memory by use of versatilely used PROM writer has a CPU, an electrically rewritable nonvolatile flash memory both formed in a single semiconductor substrate, and is operable in a mode in which the built-in flash memory is rewritable in accordance with commands supplied from a PROM writer. The data processing apparatus has a command latch made externally writable when the above-mentioned operation mode is established, a command analyzer and a sequence controller for controlling a sequence of rewriting the flash memory in accordance with the analysis result. The command analyzer and sequence controller may be realized by the CPU.
REFERENCES:
patent: 4402065 (1983-08-01), Taylor
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4701886 (1987-10-01), Sakakibara
patent: 4783764 (1988-11-01), Tsuchiya et al.
patent: 4785425 (1988-11-01), Lavelle
patent: 4794558 (1988-12-01), Thompson
patent: 4796235 (1989-01-01), Sparks et al.
patent: 4807114 (1989-02-01), Itoh
patent: 4887234 (1989-12-01), Iijima
patent: 4953129 (1990-08-01), Kobayashi et al.
patent: 4974208 (1990-11-01), Nakamura et al.
patent: 4975878 (1990-12-01), Boddu et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5070473 (1991-12-01), Takano et al.
patent: 5088023 (1992-02-01), Nakamura et al.
patent: 5097445 (1992-03-01), Yamauchi
patent: 5109359 (1992-04-01), Sakakibara et al.
patent: 5175840 (1992-12-01), Sawase et al.
patent: 5185718 (1993-02-01), Rinerson et al.
patent: 5199001 (1993-03-01), Tzeng
patent: 5200600 (1993-04-01), Shinagawa
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5255237 (1993-10-01), Kodama
patent: 5255244 (1993-10-01), Dey
patent: 5283758 (1994-02-01), Nakayama et al.
patent: 5297096 (1994-03-01), Terada et al.
patent: 5305276 (1994-04-01), Uenoyama
patent: 5305284 (1994-04-01), Iwase
patent: 5321845 (1994-06-01), Sawase et al.
patent: 5329492 (1994-07-01), Mochizuki
patent: 5369647 (1994-11-01), Kreifels et al.
patent: 5377145 (1994-12-01), Kynett et al.
patent: 5390146 (1995-02-01), Atwood et al.
patent: 5402383 (1995-03-01), Akaogi
patent: 5418742 (1995-05-01), Asano et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5444664 (1995-08-01), Kuroda et al.
patent: 5566125 (1996-10-01), Fazio et al.
patent: 5581503 (1996-12-01), Matsubara et al.
patent: 5602738 (1997-02-01), Sasaki
patent: 5615159 (1997-03-01), Roohparvar
patent: 0 183 232 (1986-06-01), None
patent: 0373672 (1990-06-01), None
patent: 0 447 856 (1990-09-01), None
patent: 0392895 (1990-10-01), None
patent: 0 489 204 (1992-06-01), None
patent: 59-29448 (1984-02-01), None
patent: 59-071179 (1984-04-01), None
patent: 60-254344 (1985-12-01), None
patent: A-60-256868 (1985-12-01), None
patent: 62-117633 (1987-06-01), None
patent: 63-206852 (1988-08-01), None
patent: 1-161469 (1989-06-01), None
patent: 1-273296 (1989-11-01), None
patent: 1-298600 (1989-12-01), None
patent: 2-89555 (1990-07-01), None
patent: 2-241060 (1990-09-01), None
patent: 2-289997 (1990-11-01), None
patent: 2-310786 (1990-12-01), None
patent: 3-014272 (1991-01-01), None
patent: 3-078195 (1991-04-01), None
patent: 3-187263 (1991-08-01), None
patent: 3-229955 (1991-10-01), None
patent: 3-250495 (1991-11-01), None
EDN Electrical Design News, vol. 28, No. 21, Oct. 13, 1983, pp. 177-188.
Patent Abstracts of Japan, vol. 14, No. 542 (p-1137), Sep. 4, 1990.
Electronic Engineering, vol. 63, No. 775, Jul. 1991, p. 49.
IBM Technical Disclosure Bulletin, vol. 32, No. 10B, pp. 141-142, Mar. 1990, “Method of Reducing DRAM Power Dissipation with Segmented Bitlines”.
Hitachi IC Memory Data Book 1, p. 872, Sep. 1981.
Block Structure in Flash Memory, Electronic Engineering 63 Jul., 1991, No. 775, Woolwich, London, GB.
Ko-Min Chang, “A Modular Flash EEPROM Technology For 0.8 μm High Speed Logic Circuits”, IEEE 1991 Custom Integrated Circuits Conference, pp. 18.7.1-18.7.4.
Ishikawa Eiichi
Matsubara Kiyoshi
Mukai Hirofumi
Sato Masanao
Antonelli Terry Stout & Kraus LLP
Hitachi ULSI Systems Co. Ltd.
Le Vu A.
Renesas Technology Corp.
LandOfFree
Data processing apparatus having a flash memory built-in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus having a flash memory built-in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus having a flash memory built-in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3699744