Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-03-17
2010-02-23
Bullock, Jr., Lewis A (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S620000, C708S625000
Reexamination Certificate
active
07668896
ABSTRACT:
The first and second n-bit significands are multiplied producing a pair of 2n-bit vectors, and half adder logic produces a corresponding plurality of carry and sum bits. A product exponent is checked for correspondence with a predetermined exponent value. A sum operation generates a first result equivalent to the addition of the pair of 2n-bit vectors. First adder logic uses corresponding m carry and sum bits, the least significant of them carry bits being replaced with the increment value prior to the first adder logic performing the first sum operation. Second adder logic performs a second sum operation and uses the corresponding m−1 carry and sum bits replacing the least significant m−1 carry bits with the rounding increment value prior to the second adder logic second sum operation. The n-bit result is derived from either the first rounded result, the second rounded result or a predetermined result value.
REFERENCES:
patent: 5038313 (1991-08-01), Kojima
patent: 5367477 (1994-11-01), Hinds et al.
patent: 5553015 (1996-09-01), Elliott et al.
patent: 5627773 (1997-05-01), Wolrich
patent: 5671171 (1997-09-01), Yu et al.
patent: 5729485 (1998-03-01), Wolrich et al.
patent: 6353843 (2002-03-01), Chehrazi et al.
patent: 6366942 (2002-04-01), Badeau et al.
patent: 2002/0129075 (2002-09-01), Park et al.
D. Lutz et al, “Early Zero Detection” Proceedings of the 1996 International Conference on Computer Design (ICCD '96), 1996, pp. 545-550.
G. Bewick, “Fast Multiplication: Algorithms and Implementation” Technical Report No. CSL-TR-94-617, Apr. 1994, pp. 144-149.
M. Santoro et al, “Rounding Algorithsms for IEEE Multipliers” Proc. Ninth Symposium on Computer Arithmetic, 1989, pp. 176-183.
U.S. Appl. No. 10/999,154, filed Nov. 30, 2004, Lutz et al.
U.S. Appl. No. 11/077,358, filed Mar. 11, 2005, Lutz et al.
Hinds Christopher Neal
Lutz David Raymond
ARM Limited
Bullock, Jr. Lewis A
Nixon & Vanderhye P.C.
Yaary Michael
LandOfFree
Data processing apparatus and method for performing floating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus and method for performing floating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus and method for performing floating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4220383