Electrical computers and digital processing systems: processing – Instruction decoding – Predecoding of instruction component
Reexamination Certificate
2008-01-23
2011-10-11
Treat, William M (Department: 2181)
Electrical computers and digital processing systems: processing
Instruction decoding
Predecoding of instruction component
Reexamination Certificate
active
08037286
ABSTRACT:
The present invention provides a data processing apparatus comprising processing circuitry for executing a sequence of instructions and pre-decoding circuitry for receiving the instructions fetched from memory. The pre-decoding circuitry performs a pre-decoding operation to generate corresponding pre-decoded instructions and stores them in a cache for access by the processing circuitry. For each instruction fetched from the memory, the pre-decoding circuitry detects whether the instruction is an abnormal instruction and upon such detection provides in association with a corresponding pre-decoded instruction an identifier identifying that instruction as abnormal.
REFERENCES:
patent: 5335331 (1994-08-01), Murao et al.
patent: 5740461 (1998-04-01), Jaggar
patent: 5761490 (1998-06-01), Hunt
patent: 6009512 (1999-12-01), Christie
patent: 6081884 (2000-06-01), Miller
patent: 6253287 (2001-06-01), Green
patent: 6304963 (2001-10-01), Elwood
patent: 6314509 (2001-11-01), Tremblay et al.
patent: 6560694 (2003-05-01), McGrath et al.
patent: 6807626 (2004-10-01), Cofler et al.
patent: 6820194 (2004-11-01), Bidichandani et al.
patent: 6952754 (2005-10-01), O'Connor et al.
patent: 7415638 (2008-08-01), Smith et al.
patent: 7676659 (2010-03-01), Stempel et al.
patent: 2002/0004897 (2002-01-01), Kao et al.
patent: 2004/0133764 (2004-07-01), O'Connor et al.
patent: 2006/0265573 (2006-11-01), Smith et al.
patent: 2007/0033383 (2007-02-01), Blasco Allue et al.
patent: 2007/0226464 (2007-09-01), Chaudhry et al.
patent: 2007/0260854 (2007-11-01), Smith et al.
patent: WO 2006/125219 (2006-11-01), None
patent: WO 2008/113007 (2008-09-01), None
Widdoes, Jr.: “The S-1 Project: Developing High-Performance Digital Computers,” University of California, Lawrence Livermore Laboratory, California, Dec. 1979, 12 pages.
Intrater, et al.: “Performance Evaluation of a Decoded Instruction Cache for Variable Instruction Length Computers,” IEEE Transactions on Computers, vol. 43, No. 10, Oct. 1994, pp. 1140-1150.
Klaiber et al.: “Low-Power X86-Compatible Processors Implemented with Code Morphing™ Software,”The Technology Behind Crusoe™ Processors, Transmeta Corporation, Jan. 2000, pp. 1-18.
Advanced Micro Devices, Inc.: “AMD-K5 Processor—Data Sheet,” Sep. 1996, pp. 1-84.
Chan et al.: “Design of the HP PA 7200 CPU,”Hewlett-Packard Journal, Feb. 1996, pp. 1-11.
Smotherman: “S-1Supercomputer (1975-1988),” On-line at www.cs.clemson.edu/˜mark/s1.html, Jan. 2008, pp. 1-10.
UK Search Report dated Mar. 23, 2009 for GB 0821520.4.
U.S. Appl. No. 12/010,312, filed Jan. 23, 2008, Greenhalgh et al.
U.S. Appl. No. 12/010,318, filed Jan. 23, 2008, Greenhalgh et al.
U.S. Appl. No. 12/010,305, filed Jan. 23, 2008, Greenhalgh et al.
U.S. Appl. No. 12/010,316, filed Jan. 23, 2008, Greenhalgh et al.
U.S. Appl. No. 12/314,095, filed Dec. 3, 2008, Greenhalgh et al.
Office Action mailed Jun. 8, 2010 in co-pending U.S. Appl. No. 12/010,312.
Office Action mailed Jun. 21, 2010 in co-pending U.S. Appl. No. 12/010,316.
Office Action mailed Nov. 8, 2010 in co-pending U.S. Appl. No. 12/010,312.
ARM Limited
Nixon & Vanderhye P.C.
Treat William M
LandOfFree
Data processing apparatus and method for instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus and method for instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus and method for instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4278581