Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2008-04-08
2008-04-08
Malzahn, D. H. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
10803164
ABSTRACT:
The present invention provides a data processing apparatus and method for performing a data processing operation on first and second floating point data elements, the first floating point data element specifying a first exponent and the second floating point data element specifying a second exponent. The data processing apparatus comprises processing logic providing multiple processing paths which are selectable to perform the data processing operation, including a first processing path operable to perform the data processing operation if a predetermined alignment condition exists. Further, at least one detector logic unit is provided which is operable to receive both the first exponent and the second exponent and to detect the presence of the predetermined alignment condition. Each detector logic unit comprises half adder logic operable to perform a half adder operation to logically subtract one of the first and second exponents from the other of the first and second exponents to produce at least a sum data value of sum and carry data values representing the result of the half adder operation. Further, each detector logic unit comprises generation logic operable to receive the sum data value and to generate a select signal which is set if the sum data value has a predetermined value indicating the existence of the predetermined alignment condition. The processing logic is then operable to select the first data processing path to perform the data processing operation if the select signal from one of the at least one detector logic units is set. The particular structure of detector logic unit provided enables a fast detection of the existence of the predetermined alignment condition, which enables an early selection of the first data processing path if the select signal is set. This enables significant power and area savings to be made.
REFERENCES:
patent: 5568412 (1996-10-01), Han et al.
patent: 6085212 (2000-07-01), Oberman
patent: 6088715 (2000-07-01), Oberman
patent: 6094668 (2000-07-01), Oberman
patent: 6397239 (2002-05-01), Oberman et al.
patent: 7043516 (2006-05-01), Wolrich et al.
patent: 2003/0055859 (2003-03-01), Seidel et al.
Naini et al; “1-GHz HAL SPARC64® Dual Floating Point Unit With RAS Features”; Proceedings of the 15thIEEE Symposium on Computer Arithmetic (ARITH'01), 2001 pp. 1-11.
Lutz et al; “Early Zero Detection”; Proceeding of the 1996 International Conference on Computer Design (ICCD'96); 1996 IEEE, pp. 545-550.
Hinds Christopher Neal
Lutz David Raymond
ARM Limited
Malzahn D. H.
LandOfFree
Data processing apparatus and method for determining a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus and method for determining a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus and method for determining a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3907566