Pulse or digital communications – Miscellaneous
Reexamination Certificate
1994-03-18
2001-03-13
Bocure, Tesfaldet (Department: 2731)
Pulse or digital communications
Miscellaneous
C375S354000
Reexamination Certificate
active
06201845
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a data processing apparatus including a plurality of circuit units operating with different clock cycles. More particularly, it relates to a technique of efficiently carrying out a data transfer between each circuit unit.
In a data processing apparatus having a plurality of circuit units operating with different clock cycles, each circuit unit carries out a processing of monitoring respective operations of other circuit units. In this case, it is necessary to establish a system by which it is possible to realize an effective and precise processing of monitoring.
2. Description of the Related Art
For example, in a data processing apparatus including a first circuit unit operating with clocks of a first predetermined cycle and a second circuit unit operating with clocks of a second predetermined cycle different from the first clock cycle, where a data transfer is carried out from the first circuit unit to the second circuit unit, the second circuit unit needs to have a function of judging whether or not the data transfer processing has been normally carried out.
Such a function is generally realized by providing a timer in the second circuit unit which is a receiver of data, by counting a lapse of time from the start of the data transfer by means of the timer, and by judging whether or not the data transfer is completed within a predetermined lapse of time.
Such a counting processing is needed for monitoring the time required for the data transfer. Thus it should be essentially carried out by counting the number of clocks in the first circuit unit which is a transmitter of data. In the prior art, however, a timer for the counting processing has been provided in the second circuit unit which is a receiver of data, and the counting processing has been carried out by counting the number of clocks in the second circuit unit.
Namely, the prior art has adopted a method of taking into consideration the clock cycle used in the first circuit unit which is a transmitter of data, and the clock cycle used in the second circuit unit which is a receiver of data, then setting the number of clocks in the second circuit unit corresponding to the normal data transfer time, and using the set number of clocks as a reference value to thereby estimate the data transfer time.
According to the above prior art, however, where the ratio of the clock cycle in the first circuit unit to that in the second circuit unit is changed to one different from the initially expected (for example, where the clock cycle in the first circuit unit is reduced for a high speed operation in a change of design at a later stage), a problem occurs in that it is impossible to realize an accurate monitoring processing. Namely, a drawback arises in that time is over in a shorter time than the normal data transfer time initially expected, and thus it is impossible to realize an accurate monitoring processing.
To cope with the problem, another prior art has adopted a method of setting the number of clocks in the second circuit unit corresponding to the normal data transfer time, with an ample time margin. According to the method, however, a problem occurs in that, since a counting processing is carried out uselessly by time corresponding to the time margin, it is impossible to efficiently carry out the data transfer processing.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a data processing apparatus by which it is possible to efficiently realize data transfer processings between circuit units operating with different clock cycles.
To attain the above object, according to the present invention, there is provided a data processing apparatus including: a first circuit unit operating with first clocks of a predetermined cycle; a second circuit unit operating with second clocks of a predetermined cycle different from the first clock cycle; and a first circuit block which generates and outputs a train of pulses in accordance with the first clock cycle, the second circuit unit including: a second circuit block which receives the train of pulses output from the first circuit block, and samples the train of pulses using the second clock as a sampling signal, to thereby output the sampled train of pulses; a third circuit block which receives the train of pulses output from the second circuit block, and delays the train of pulses by a predetermined number of clocks in response to the second clock, to thereby output the delayed train of pulses; and a fourth circuit block which receives the train of pulses output from the second circuit block and the train of pulses output from the third circuit block, and effects a predetermined processing with respect to both of the train of pulses, to thereby generate and output a train of pulses with a cycle approximately equal to the first clock cycle.
REFERENCES:
patent: 4686484 (1987-08-01), Otani
patent: 4845437 (1989-07-01), Mansur et al.
patent: 4873703 (1989-10-01), Crandell et al.
patent: 5115455 (1992-05-01), Samaras et al.
patent: 5138633 (1992-08-01), Cortese
patent: 5446764 (1995-08-01), Kondo
patent: 5835031 (1998-11-01), Wolf
patent: 4-90016 (1992-03-01), None
Bocure Tesfaldet
Fujitsu Limited
Staas & Halsey , LLP
LandOfFree
Data processing apparatus adapted for data transfer between... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus adapted for data transfer between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus adapted for data transfer between... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2513629