Patent
1995-12-28
1998-06-09
Lim, Krisna
395376, 395391, 395392, 395393, 395591, 39580023, 39580041, G06F 900, G06F 930, G06F 938
Patent
active
057649430
ABSTRACT:
A superscalar processor has two pipelines that include decode, operand read, execute and writeback stages. An instruction datapath circuit of the processor comprises a plurality of result buses coupled to a corresponding plurality of write ports of a register file. Read ports of the register file are coupled to multiplexer logic which selects operands for various operations specified by instructions. Execution results of the operations are provided on the result buses. Each register of the register file has a status bit that is set responsive to a multiplication operation which specifies data stored in the register. The status bit is reset responsive to generation of a product from the multiplication operation. Processing of a latter instruction in the pipelines is halted when the latter instruction specifies the register and the status bit is set. Also included is a bypass mechanism that allows a result produced during the execute stage to be bypassed to the read stage of a subsequent instruction.
REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4003033 (1977-01-01), O'Keefe et al.
patent: 4042972 (1977-08-01), Gruner et al.
patent: 4112489 (1978-09-01), Wood
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4382279 (1983-05-01), Ugon
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5095457 (1992-03-01), Jeong
patent: 5125083 (1992-06-01), Fite et al.
patent: 5150469 (1992-09-01), Jouppi
patent: 5187679 (1993-02-01), Vassiliadis et al.
patent: 5203002 (1993-04-01), Wetzel
patent: 5488729 (1996-01-01), Vegesna et al.
patent: 5557763 (1996-09-01), Senter et al.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5590352 (1996-12-01), Zuraski, Jr. et al.
patent: 5603047 (1997-02-01), Caulk, Jr.
patent: 5625789 (1997-04-01), Hesson et al.
"Philips Hopes to Displace DSPs with VLIW", B, Case Dec. 5, 1994.
"TMS320C2X User's Guide", pp. 3-2 -3-34; 4-1 -4-151, Texas Instruments, 1993.
"New PA-RISC Processor Decodes MPEG Video", pp. 16-17, L. Gwennap, Jan. 24, 1994.
"Sparc Technology Business", Sun Microsystems, 1994.
"A Single Chip Digital Processor for Voiceband", Y. Kawakami, Feb. 13, 1980.
"Graphics Processing with the 88110 Second Generation RISC", pp. 169-174, J. Shipnes, 1992.
"MC88110 Second Generation RISC . . . ", Motorola Inc. 1991.
"Errata to MC88110 . . . ", pp. 1-11, Motorola Inc. Sep. 1992.
"MC88110 Programmer's Reference Guide", pp. 1-5, Motorola Inc. Dec. 1992.
"i860 Microprocessor Family Programmer's Ref. Manual", Ch. 1, 3, 8, 12, Intel Corp. 1992.
"Accelerating Multimedia with Enhanced Microprocessors", Lee, Apr. 1995.
"Pentium Processosr User's Manual, vol. 3: Arch. & Prog . . .", Ch 1, 3, 4, 6, 8, 18, Intel 1993.
"i860 Microprocessor Architecture", Ch. 6, 7, 8, 10, 11, Margulis, 1990.
Barot Bharat
Intel Corporation
Lim Krisna
LandOfFree
Data path circuitry for processor having multiple instruction pi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data path circuitry for processor having multiple instruction pi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data path circuitry for processor having multiple instruction pi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2213100