Data output clock selection circuit for quad-data rate...

Details Data output clock selection circuit for quad-data rate... Data output clock selection circuit for quad-data rate...

2008-07-15

2008-07-15

Whitmore, Stacy (Department: 2825)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C716S030000, C713S400000, C326S093000, C714S814000

Reexamination Certificate

active

07400178

ABSTRACT:
A method for selecting a data output clock signal includes providing a complementary output clock signal pair to a combinational logic circuit, thereby generating a reset control signal. The reset control signal is activated if the complementary output clock signals have different values, and deactivated if these clock signals have the same predetermined value. The activated reset control signal asynchronously resets a pair of series connected flip-flops. The deactivated reset control signal enables the flip-flops to synchronously propagate a fixed logic signal in response to a clock signal of a complementary input clock signal pair. The output signal of the series-connected flip-flops is used to select the data output clock signal from the first complementary clock signal pair and the second complementary clock signal pair.

REFERENCES:
patent: 6651231 (2003-11-01), Morikawa
patent: 6844764 (2005-01-01), Xiao et al.
patent: 6891409 (2005-05-01), Furuya
patent: 7334152 (2008-02-01), Morigaki
patent: 2002/0070776 (2002-06-01), Ishiwaki
patent: 2003/0131276 (2003-07-01), Dixon et al.
patent: 2004/0085109 (2004-05-01), Hariharan et al.
patent: 2004/0246035 (2004-12-01), Karatani et al.
patent: 2005/0110545 (2005-05-01), Mahrla
patent: 2005/0138458 (2005-06-01), Smith et al.
patent: 2005/0179476 (2005-08-01), Sweet

Affiliated with

Also associated with

Rating

Data output clock selection circuit for quad-data rate... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data output clock selection circuit for quad-data rate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data output clock selection circuit for quad-data rate... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2802506