Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-12-13
1993-03-16
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307448, 307475, 307481, H03K 19094
Patent
active
051947641
ABSTRACT:
A data output buffer circuit for a semiconductor integrated circuit has a plurality of output buffer circuits. Each output buffer circuit has an input terminal for receiving input data and an output buffer having first and second switching circuits serially connected between two high and low power source terminals. Each of the first and second switching circuits has a control terminal for turning on and off each of the first and second switching circuits upon receipt of a control signal at the control terminals. A timing signal input terminal receives a timing signal with which the output buffer circuit operates in synchronism. A timing switch connects the next stage of the input terminal and is turned on by the timing signal. A delay signal is connected between the timing switch means and the control terminals of the first and second switching circuits and delays the input data from the input terminal and transmits the delayed input data to the control terminals of the first and second switching circuits. The delay time of the delay circuit of one of the output buffer circuits is different from the delay time of another of the output buffer circuits. An output terminal connects to the interconnection between the first and second switching circuits.
REFERENCES:
patent: 3737673 (1973-06-01), Suzuki
patent: 4417158 (1983-11-01), Ito et al.
patent: 4518873 (1985-05-01), Suzuki et al.
patent: 4786824 (1988-11-01), Masuda
patent: 4857765 (1989-08-01), Cahill et al.
patent: 4882507 (1989-11-01), Tatsumi et al.
patent: 4883986 (1989-11-01), Egawa et al.
patent: 4924120 (1990-05-01), Schenck
patent: 4959563 (1990-09-01), Schenck
patent: 4972100 (1990-11-01), Lim et al.
patent: 4975599 (1990-12-01), Petrovick, Jr. et al.
patent: 4983861 (1991-01-01), Kikuchi et al.
patent: 4992677 (1991-02-01), Ishibashi et al.
Atoh Masami
Gotou Masakazu
Iwashita Masakazu
Kaji Michio
Miyawaki Tsukasa
Hudspeth David
Kabushiki Kaisha Toshiba
LandOfFree
Data output buffer circuit for semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data output buffer circuit for semiconductor integrated circuit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data output buffer circuit for semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-352907