Data normalization technique

Computer graphics processing and selective visual display system – Computer graphics processing – Graphic manipulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C345S501000

Reexamination Certificate

active

06707463

ABSTRACT:

MICROFICHE APPENDIX
There are 2 microfiche in total, and 103 frames in total.
FIELD OF THE INVENTION
The present invention relates to the field of creation of graphical images on a computer device such as a computer graphics coprocessor unit connected to an overall computer system, the graphics coprocessor assisting in the creation of images.
BACKGROUND OF THE INVENTION
Computer graphical images tend to come in many different forms. For example, in the past, only black and white bitmap displays were available and hence bitmaps having one bit per pixel were utilised. Subsequently, colored displays have become more significant and, as a result, a format comprising 8 bits per color channel of red, green and blue pixel data has become significant.
Over time, a technique of combining multiple images, each image having a transparency component, has become popular, resulting in a further opacity channel being added to pixel data. Further, output color display devices often utilise different color space mapping techniques, and hence other forms of color space representations (YUV or CYMK, for example) are also popular.
As a result of these and other developments, graphical objects utilized in the creation of computer graphic images may be presented in any of a large number of formats, making it relatively difficult for a processor or co-processor to deal with arbitrary graphical objects at relatively high speeds.
It is an object of the present invention to overcome or at least ameliorate one or more of the disadvantages of the prior art.
SUMMARY OF THE INVENTION
Accordingly, the invention provides a graphics processor for performing graphical operations on graphical objects, each of the graphical objects being represented in an external data format selected from a set thereof , the graphics processor including:
first mapping means to map each of the external data formats to a corresponding internal data format selected from a set of internal data formats;
calculation means to perform graphical operations on the graphical objects when in the
second mapping means to map each of the data formats in the set of internal data formats to a data format selected from the set of external data formats after the graphical operations have been performed.
Preferably, the set of external data formats include a contiguous stream of data of up to four channels per data quantum. Preferably also, each channel consists of 1-, 2-, 4-, 8-, or 16-bit samples.
Desirably, the external data format set includes an unpacked bit stream format consisting of a sequence of words, each word containing a predetermined number of valid bits.
In one preferred form, the internal data format set includes a 32-bit word format, each 32-bit word comprising four active-byte channels. Preferably, the internal data format set also includes an unpacked byte, 32-bit word format, each 32-bit word containing one active-byte channel.
A a particularly preferred embodiment, the first and second mapping means are each configured to perform one or more of at least the following mapping operations:
byte substitution;
byte lane-swapping; and
data replication.
In the following detailed description, the reader's attention is directed, in particular, to FIG.
2
and any one or more of
FIGS. 22
to
48
, and their associated description, without intending to detract from the disclosure of the remainder of the description.
TABLE OF CONTENTS
1.0 Brief Description of the Drawings
2.0 List of Tables
3.0 Description of the Preferred and Other Embodiments
3.1 General Arrangement of Plural Stream Architecture
3.2 Host/Co-processor Queuing
3.3 Register Description of Co-processor
3.4 Format of Plural Streams
3.5 Determine Current Active Stream
3.6 Fetch Instruction of Current Active Stream
3.7 Decode and Execute Instruction
3.8 Update Registers of Instruction Controller
3.9 Semantics of the Register Access Semaphore
3.10 Instruction Controller
3.11 Description of a Modules Local Register File
3.12 Register Read/Write Handling
13.13 Memory Area Read/Write Handling
3.14 CBus Structure
3.15 Co-processor Data Types and Data Manipulation
3.16 Data Normalization Circuit
3.17 Image Processing Operations of Accelator Card
3.17.1 Compositing
3.17.2 Color Space Conversion Instructions
a. Single Output General Color Space (SOGCS) Conversion Mode
b. Multiple Output General Color Space Mode
3.17.3 JPEG Coding/Decoding
a. Encoding
b. Decoding
3.17.4 Table Indexing
3.17.5 Data Coding Instructions
3.17.6 A Fast DCT Apparatus
3.17.7 Huffman Decoder
3.17.8 Image Transformation Instructions
3.17.9 Convolution Instructions
3.17.10 Matrix Multiplication
3.17.11 Halftoning
3.17.12 Hierarchial Image Format Decompression
3.17.13 Memory Copy Instructions
a. General purpose data movement instructions
b. Local DMA instructions
3.17.14 Flow Control Instructions
3.18 Modules of the Accelerator Card
3.18.1 Pixel Organizer
3.18.2 MUV Buffer
3.18.3 Result Organizer
3.18.4 Operand Organizers B and C
3.18.5 Main Data Path Unit
3.18.6 Data Cache Controller and Cache
a. Normal Cache Mode
b. The Single Output General Color Space Conversion Mode
c. Multiple Output General Color Space Conversion Mode
d. JPEG Encoding Mode
e. Slow JPEG Decoding Mode
f. Matrix Multiplication Mode
g. Disabled Mode
h. Invalidate Mode
3.18.7 Input Interface Switch
3.18.8 Local Memory Controller
3.18.9 Miscellaneous Module
3.18.10 External Interface Controller
3.18.11 Peripheral Interface Controller
APPENDIX A—Microprogramming
APPENDIX B—Register tables


REFERENCES:
patent: 3883847 (1975-05-01), Frank
patent: 3971927 (1976-07-01), Speiser et al.
patent: 4296476 (1981-10-01), Mayer et al.
patent: 4330833 (1982-05-01), Pratt et al.
patent: 4385363 (1983-05-01), Widergren et al.
patent: 4460958 (1984-07-01), Christopher et al.
patent: 4475174 (1984-10-01), Kanayama
patent: RE31736 (1984-11-01), Mueller et al.
patent: 4535320 (1985-08-01), Weaver
patent: 4550368 (1985-10-01), Bechtolsheim
patent: 4587610 (1986-05-01), Rodman
patent: 4622545 (1986-11-01), Atkinson
patent: 4646061 (1987-02-01), Bledsoe
patent: 4680700 (1987-07-01), Hester et al.
patent: RE32493 (1987-09-01), Matsumoto et al.
patent: 4700175 (1987-10-01), Bledsoe
patent: 4718024 (1988-01-01), Guttag et al.
patent: 4718091 (1988-01-01), Kobayashi et al.
patent: 4720871 (1988-01-01), Chambers
patent: 4736440 (1988-04-01), Chabert
patent: 4754491 (1988-06-01), Mischler et al.
patent: 4779223 (1988-10-01), Asai et al.
patent: 4780761 (1988-10-01), Daly et al.
patent: 4791598 (1988-12-01), Liou et al.
patent: 4797850 (1989-01-01), Amitai
patent: 4813056 (1989-03-01), Fedele
patent: 4823286 (1989-04-01), Lumelsky et al.
patent: 4839826 (1989-06-01), Urushibata
patent: 4853696 (1989-08-01), Mukherjee
patent: 4907182 (1990-03-01), Giuliano et al.
patent: 4920426 (1990-04-01), Hatori et al.
patent: 4920480 (1990-04-01), Murakami et al.
patent: 4935821 (1990-06-01), Sano et al.
patent: 4937774 (1990-06-01), Malinowski
patent: 4956771 (1990-09-01), Neustaedter
patent: 4965722 (1990-10-01), Tokuume
patent: 4975976 (1990-12-01), Kimata et al.
patent: 4982343 (1991-01-01), Hourvitz et al.
patent: 4983958 (1991-01-01), Carrick
patent: 4991112 (1991-02-01), Callemyn
patent: 5025482 (1991-06-01), Murakami et al.
patent: 5029122 (1991-07-01), Uetani
patent: 5051840 (1991-09-01), Watanabe et al.
patent: 5053985 (1991-10-01), Friedlander et al.
patent: 5060242 (1991-10-01), Arbeiter
patent: 5109333 (1992-04-01), Kubota et al.
patent: 5109496 (1992-04-01), Beausoleil et al.
patent: 5125042 (1992-06-01), Kerr et al.
patent: 5125085 (1992-06-01), Phillips
patent: 5142380 (1992-08-01), Sakagami et al.
patent: 5163103 (1992-11-01), Uetani
patent: 5181183 (1993-01-01), Miyazaki
patent: 5185661 (1993-02-01), Ng
patent: 5185694 (1993-02-01), Edenfield et al.
patent: 5185856 (1993-02-01), Alcorn et al.
patent: 5195050 (1993-03-01), Hsu et al.
patent: 5196946 (1993-03-01), Balkanski et al.
patent: 5197021 (1993-03-01), Cucchi et al.
patent: 5204830 (1993-04-01), Wang et al.
patent: 5212559 (1993-05-01), Gilbert et al.
patent: 5216516 (1993-06-01), Tanaka et al.
patent: 5223

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data normalization technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data normalization technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data normalization technique will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3253781

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.