Data multiplexing system having at least one low-speed interface

Details Data multiplexing system having at least one low-speed interface Data multiplexing system having at least one low-speed interface

1994-10-20

1995-09-19

Kizou, Hassan

Multiplex communications

Wide area network

Packet switching

370 68, 370 857, 370 859, H04J 304, H04Q 1104

Patent

active

054523079

ABSTRACT:
A data multiplexing system comprising a plurality of data multiplexing buses through which a plurality of low-speed digital signals are collected into, and distributed from, a multiplexer/demultiplexer. In a data multiplexing mode, the low-speed digital signals entered from a plurality of low-speed transmission lines have their signal format converted by respectively corresponding low-speed interface circuits, and the resulting signals are multiplexed in time slots designated within a multiplexed signal of primary level on the up bus line of the corresponding data multiplexing bus, under the controls of respectively corresponding bus control circuits. The high-speed multiplexer collects the primary multiplexed signals on the up bus lines of the plurality of data multiplexing buses, and further multiplexes the collected signals up to a predetermined signal level. Thereafter, it sends the resulting secondary multiplexed signal to a high-speed interface module having a high-speed transmission line interface. The high-speed interface module converts the received secondary multiplexed signal so as to match the interface of a high-speed transmission line, and sends the resulting signal to the high-speed transmission line. In a data demultiplexing mode, the signal of the high-speed transmission line is processed by the high-speed interface module and the high-speed demultiplexer, and the resulting signals are distributed through the down bus lines of the data multiplexing buses so as to send the low-speed digital signals to the low-speed transmission lines.

REFERENCES:
patent: 5079769 (1992-01-01), Ehricke et al.
patent: 5136587 (1992-08-01), Obana et al.
patent: 5257261 (1993-10-01), Parrucle et al.
patent: 5265095 (1993-11-01), Fiedler et al.
Teranishi et al., "Design of Transmission Facilities of Digital Network", published by the Association of Telecommunication on Aug. 10, 1984, FIG. 4.17, p. 157.

Affiliated with

Also associated with

Rating

Data multiplexing system having at least one low-speed interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data multiplexing system having at least one low-speed interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data multiplexing system having at least one low-speed interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1834429