Data link controller with autonomous in tandem pipeline circuit

Details Data link controller with autonomous in tandem pipeline circuit Data link controller with autonomous in tandem pipeline circuit

1990-03-15

1993-06-08

Lall, Parshotam S.

Boots, shoes, and leggings

364DIG1, 3642318, 3642419, 36424232, 364260, 3642395, 3642844, 370 53, 370 77, 395200, G06F 300, G06F 1516, H04J 304

Patent

active

052186806

ABSTRACT:
A "single-chip" integrated circuit device, useful in ISDN digital voice and data telephone applications, links plural channels of a data communication network with memory and CPU components of a data processing system. The device couples to the system via a bus that may be shared by other devices, and bidirectionally exchanges service information signals with the system CPU, and communication data signals with system memory. The service information includes device control information furnished by the CPU, and (channel and device) status information prepared by the device. The device contains multiple logic circuit units, operating in relative functional autonomy, and buffer memory units for storing service information and data. Units which interface to the network operate in synchronism with network communication processes. Units which interface to the system bus operate in asynchronous relation to network processes. Synchronous units which handle data are configured to form plural stage pipelines, in each direction of communication, which eases timing requirements at the bus interface. Status information is stored queued in memory unit storage spaces dedicated to the channels; each queue configured so that the system CPU can retrieve status information representing plural events in one channel in one coherent bus operation. The device is partitioned further to provide discretely separate internal paths for transferring service and data signals relative to the system. Service signal transfers to and from system CPU and directed by the CPU. Data signal transfers to and from system memory are directed by a DMA control unit in the device.

REFERENCES:
patent: 4156796 (1979-05-01), O'Neal et al.
patent: 4188665 (1980-02-01), Nagel et al.
patent: 4493051 (1985-01-01), Brezzo et al.
patent: 4504901 (1985-03-01), Calvignac et al.
patent: 4651316 (1987-03-01), Kocan et al.
patent: 4751699 (1988-06-01), Tarridec et al.
patent: 4965796 (1990-10-01), Petty
patent: 5012469 (1991-04-01), Sardana
patent: 5029163 (1991-07-01), Chao et al.
patent: 5048012 (1991-09-01), Gulick et al.
patent: 5062105 (1991-10-01), McKnight et al.
User Manual T7115 Syncronous Protocol Data Formatter (SPYDER-T), Copyright Mar., 1989 AT&T.
Preliminary Data Sheet, T7110 Synchronous Protocol Data Formatter With Serial Interface, Copyright 1986 AT&T.
Application Note DMA Mode Operation of the T711A Synchronous Packet Data Formatter, Copyright 1988 AT&T.
Motorola Semiconductor Technical Data MC68302 Chip, Integrated Multiprotocol Processor (IMP), Copyright 1989.
Rockwell Fact Sheet (80 pages), ISDN/DMI Link Layer Controller VLSI Device, Dated Jul. 23, 1986.
Rockwell Fact Sheet R8071 ISDN/DMI Link Controller, Document No. 29300N15, Nov. 1985.
Siemens Technical Description Document, IOM Device Family for ISDN, ICC ISDN Communication Controller PEB 2070, Edition Mar. 1986 Version A2.
AT&T T7115 Synchronous Protocol Data Formatter (Preliminary Data Sheet, 1989.

Affiliated with

Also associated with

Rating

Data link controller with autonomous in tandem pipeline circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data link controller with autonomous in tandem pipeline circuit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data link controller with autonomous in tandem pipeline circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1948181