Data line potential setting circuit and MIS memory circuit using

Details Data line potential setting circuit and MIS memory circuit using Data line potential setting circuit and MIS memory circuit using

1979-10-03

1981-06-09

Fears, Terrell W.

Static information storage and retrieval

Addressing

3072383, 365174, 365189, G11C 1140, G11C 1300

Patent

active

042728347

ABSTRACT:
A potential setting circuit is connected with a pair of common data lines which are made operative to receive data signals from memory cells. The potentials at the paired common data lines, which are forcibly set by the potential setting circuit, are set substantially at the middle level between the high and low levels of the data signals which are generated from the memory cells. As a result, the potential at the paired common data lines are changed within a relatively short time to the level of the data signals generated from the memory cells.

REFERENCES:
patent: 4209851 (1980-06-01), Ponder

Affiliated with

Also associated with

Rating

Data line potential setting circuit and MIS memory circuit using does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data line potential setting circuit and MIS memory circuit using, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data line potential setting circuit and MIS memory circuit using will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1266802