Static information storage and retrieval – Floating gate – Particular connection
Patent
1997-01-24
2000-02-15
Nelms, David
Static information storage and retrieval
Floating gate
Particular connection
3651852, 36518529, G11C 1604
Patent
active
060260203
ABSTRACT:
A single chip semiconductor integrated circuit device having a central processing unit (CPU) and a flash memory which stores data to be processed by the CPU and which provides data to the CPU through the data bus in response to accessing instructions from the CPU through the address bus. The flash memory is constituted by a plurality of memory blocks each of which has a plurality of electrically programmable nonvolatile memory cells arranged in rows and columns in which each nonvolatile memory cell is coupled to one of a plurality of word lines and one of a plurality of data lines of the flash memory. The memory blocks formed can be facilitated with different memory capacities, including through controlling the number of rows or columns of memory cells associated therewith. Sources of all of the memory cells within each memory block are connected to a single source line which is fed by a predetermined voltage from a corresponding one of plural source voltage control circuits, for flash erasing the memory cells in that memory block in an erasing operation. In accordance with another feature of the flash memory, a control register, included within a device and under the control of the CPU, is employed to control the erasing of data stored in one or more of the memory blocks, simultaneously.
REFERENCES:
patent: 4402065 (1983-08-01), Taylor
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4701886 (1987-10-01), Sakakibara
patent: 4783764 (1988-11-01), Tsuchiya et al.
patent: 4785425 (1988-11-01), Lavelle
patent: 4796235 (1989-01-01), Sparks et al.
patent: 4807114 (1989-02-01), Itoh
patent: 4887234 (1989-12-01), Iijima
patent: 4953129 (1990-08-01), Kobayashi et al.
patent: 4975878 (1990-12-01), Boddu et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5070473 (1991-12-01), Takano et al.
patent: 5088023 (1992-02-01), Nakamura et al.
patent: 5097445 (1992-03-01), Yamauchi
patent: 5109359 (1992-04-01), Sakakibara et al.
patent: 5175840 (1992-12-01), Sawase et al.
patent: 5185718 (1993-02-01), Rinerson et al.
patent: 5199001 (1993-03-01), Tzeng
patent: 5200600 (1993-04-01), Shinagawa
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5255237 (1993-10-01), Kodama
patent: 5255244 (1993-10-01), Dey
patent: 5283758 (1994-02-01), Nakayama et al.
patent: 5297096 (1994-03-01), Terada et al.
patent: 5305276 (1994-04-01), Uenoyama
patent: 5305284 (1994-04-01), Iwase
patent: 5321845 (1994-06-01), Sawase et al.
patent: 5329492 (1994-07-01), Mochizuki
patent: 5369647 (1994-11-01), Kreifels et al.
patent: 5377145 (1994-12-01), Kynett et al.
patent: 5390146 (1995-02-01), Atwood et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5602738 (1997-02-01), Sasaki
EDN Electrical Design News, vol. 28, No. 21, Oct. 13, 1983, pp. 177-188.
Patent Abstracts of Japan, vol. 14, No. 542 (p-1137), Sep. 4, 1990.
Electronic Engineering, vol. 63, No. 775, Jul. 1991, p. 49.
IBM Technical Disclosure Bulletin, vol. 32, No. 10B, pp. 141-142, Mar. 1990, "Method of Reducing DRAM Power Dissipation with Segmented Bitlines".
Hitachi IC Memory Data Book 1, p. 872, Sep. 1981.
Baba Shiro
Ito Takashi
Kuroda Kenichi
Matsubara Kiyoshi
Mukai Hirofumi
Hitachi , Ltd.
Hitachi VLSI Engineering Corp.
Ho Hoai V.
Nelms David
LandOfFree
Data line disturbance free memory block divided flash memory and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data line disturbance free memory block divided flash memory and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data line disturbance free memory block divided flash memory and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1911158