Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Reexamination Certificate
2006-07-14
2009-06-16
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
C327S210000, C327S212000, C326S095000
Reexamination Certificate
active
07548102
ABSTRACT:
The present invention provides a latch circuit that is operable to generate a pulse from first and second clock signals to allow gates in a datapath to propagate data with minimal latency. The first clock signal is a version of the system clock and the second control signal is a time-shifted, inverted version of the system clock signal. Each of the individual latches in a datapath comprises data propagation logic. In one embodiment of the invention, the data propagation logic uses the first and second clock signals to generate an “implicit” pulse. In another embodiment of the invention, the data propagation logic uses the first and second clock signals to generate an “explicit” pulse. The implicit and explicit pulses are used to control the transmission gate of the latch to provide propagation of data through the latch with minimal latency.
REFERENCES:
patent: 5892373 (1999-04-01), Tupuri et al.
patent: 5973529 (1999-10-01), Chappell et al.
patent: 5999030 (1999-12-01), Inoue
patent: 6064246 (2000-05-01), Endo et al.
patent: 6509772 (2003-01-01), Ye et al.
patent: 6586981 (2003-07-01), Shibuya
patent: 6822500 (2004-11-01), Warnock et al.
V. G. Oklobdzija, “Clocking and Clocked Storage Elements in a Multi-Gigahertz Environment,” IBM J. Res. & Dev. vol. 47, No. 5/6, Sep./Nov. 2003.
V. Stojanovic et al., “Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems,” IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999.
Ashok Ambica
Croxton Cody B.
Ippolito Peter M.
Kenkare Prashant U.
Ramaraju Ravindraraj
Donovan Lincoln
Freescale Semiconductor Inc.
Hamilton Gary W.
Hamilton & Terrile LLP
O'Neill Patrick
LandOfFree
Data latch with minimal setup time and launch delay does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data latch with minimal setup time and launch delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data latch with minimal setup time and launch delay will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4127446