Boots – shoes – and leggings
Patent
1979-07-30
1982-01-05
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 300
Patent
active
043097545
ABSTRACT:
A data interface mechanism for interfacing bit-parallel data buses of different bit widths. This mechanism provides an automatic and efficient mechanism for converting data bytes into plural-byte data words and vice versa. The mechanism utilizes a plurality of random access (RAM) storage units located between the two data buses and an addressing structure wherein the higher order address bits are supplied to a chip select decoder to produce different chip select signals which are used to select different ones of the RAM units. For successive data transfers to or from the narrower data bus, storage addresses are used which produce different chip select signals which select the different RAM units one after the other in a sequence which repeats itself. Thus, successive data bytes to (from) the narrower bus are transferred from (to) the different RAM units in a rotating manner. For data transfers to or from the wider data bus, a storage address is used which produces a distinctive chip select signal which is different from those used for the individual narrower transfers. This distinctive chip select signal causes the storage control logic to simultaneously select all of the RAM units. This enables a simultaneous parallel transfer of data from all of the RAM units to the wider data bus or vice versa.
REFERENCES:
patent: 3638195 (1972-01-01), Brender et al.
patent: 3739352 (1973-06-01), Packard
patent: 3745532 (1973-07-01), Erwin
patent: 3976979 (1976-08-01), Parkinson et al.
patent: 4090237 (1978-05-01), Dimmick
patent: 4131940 (1978-12-01), Moyer
patent: 4135242 (1979-01-01), Ward et al.
patent: 4144562 (1979-03-01), Cooper
patent: 4145751 (1979-03-01), Carlow et al.
patent: 4150364 (1979-04-01), Baltzer
Kinnie, C. and Maerz, M.: Dual-Port RAM Hikes Throughput in Input/Output Controller Board, Electronics, pp. 107-112, Aug. 17, 1978.
Samuelson, C. A.: Intelligent Controller Increases Data Throughput, Reduces Host Overhead, Computer Design, pp. 120-126, Jul. 1979.
Motorola Semiconductor Products Inc.: MC6881/MC3449 Triple Bi-Directional Bus Switch.
Rothlisberger, H.: A Paper Entitled "A Standard Bus for Multiprocessor Architecture", Appearing in a Book Entitled Microcomputer Architectures, (J. D. Nicoud, J. Wilmink, R. Zaks, Editors), North-Holland Publishing Company, 1977.
Adams, G. and Rolander, T.: Design Motivations for Multiple Processor Microcomputer Systems, Computer Design, Mar. 1978.
Associated Computer Consultants: "Unibus Micro-Channel UMC-Z80 Processor Board", a 16-Page Preliminary Product Specification Dated Apr. 1978.
Bee Richard E.
International Business Machines Corp.
Zache Raulfe B.
LandOfFree
Data interface mechanism for interfacing bit-parallel data buses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data interface mechanism for interfacing bit-parallel data buses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data interface mechanism for interfacing bit-parallel data buses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1847243