Data input apparatus of DDR SDRAM and method thereof

Details Data input apparatus of DDR SDRAM and method thereof Data input apparatus of DDR SDRAM and method thereof

2006-05-23

2006-05-23

Le, Thong Q. (Department: 2827)

Static information storage and retrieval

Addressing

Sync/clocking

C365S193000, C365S194000

Reexamination Certificate

active

07050352

ABSTRACT:
Provided is directed to a data input apparatus and a method of DDR SDRAM which can improve reliability of a circuit operation by transferring data inputted after applying a data strobe signal DQS to an input/output bus GIO by a exact timing, by means of correctly arranging the data strobe signal DQS and a data input strobe pulse dinstbp regardless of time difference of inputting the data strobe signal DQS after a write command, in response to generating a data input strobe pulse dinstbp used to load data to the input/output bus GIO as a data strobe pulse dsp identical to the data strobe signal DQS.

REFERENCES:
patent: 6324119 (2001-11-01), Kim
patent: 6636446 (2003-10-01), Lee et al.
patent: 6671787 (2003-12-01), Kanda et al.
patent: 6707723 (2004-03-01), Jeong

Affiliated with

Also associated with

Rating

Data input apparatus of DDR SDRAM and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data input apparatus of DDR SDRAM and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data input apparatus of DDR SDRAM and method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3534504