Multiplex communications – Wide area network – Packet switching
Patent
1990-07-31
1994-02-15
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
395800, H04L 1256
Patent
active
052873455
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to data handling arrays and especially but not exclusively to fault tolerant data processing arrays.
2. Description of Related Art
In order to provide a computer apparatus capable of processing data at a very high speed, it has been proposed to provide the computer circuitry in the form of a plurality of separate data processing means which operate simultaneously to perform different parts of the processing required at the same time. In order to make the best use of the processing speed of the individual processing means it is desirable to have very high speed communication between the processing means. Very many short interconnections are required between the processing means to provide the high speed communication and one way of achieving such interconnections is to include all the processing means in a single integrated circuit--formed on a slice of semi-conductor material as a so-called wafer scale integrated circuit. An advantage of such a construction is that the entire slice can be processed at the same time, thereby keeping to a minimum the cost of manufacture of the system. Most conveniently the processing means formed on the slice each contain substantially the same circuit with a processor and memory The disadvantage with such an arrangement lies in the fact that dislocations due to the presence of impurities can occur in the crystal structure of the semi-conductor material of which the slice is made and such dislocations can prevent the processing means from functioning properly. The number of such dislocations depends on the area of semi-conductor material involved.
Therefore, although acceptable yields can be obtained of integrated circuits using for example a 10 mm square chip of silicon, because there would be about 450 such squares on a 5 inch diameter slice, failure of 50 of these individual circuits to work properly may be regarded as acceptable since nearly 90 percent of the production did work.
If, however, all of these circuits are interconnected to form a single unit, some means has to be found of identifying those circuits which do not work and providing communication between the circuits which do work and leaving out those which do not work, so that a functional entity is obtained. Various proposals have been made for testing of individual circuits and then for providing interconnections between only those circuits which have been found to work This technique suffers from the disadvantage that the testing of all of the individual circuits can be time-consuming and also that at least temporary wiring must be provided to enable the results of the tests to be derived from the individual circuits and further wiring then added so that those circuits which do not work can be bypassed.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide improved data handling array.
According to the present invention there is provided an array including a plurality of node units, each including a communication circuit for routing signal packets, each signal packet including an address component representing the address of a destination node unit in the array, and a network of interconnections between the communications circuits of the node units, wherein each communication circuit has a plurality of input circuits respectively for interconnections to the communications circuits of other node units, a plurality of output circuits respectively for interconnections to the communications circuits of other node units, switching means for selectively joining input circuits and output circuits, and control means for the switching means responsive to the address component of a received signal packet to route the packet to a selected output circuit whereby the packet is transferred to a following unit on a route to the destination node unit, characterised in that the control means of a node unit includes means for recording in a signal packet an indication that the direct path to the destination address is blo
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3962706 (1976-06-01), Dennis et al.
patent: 4007452 (1977-02-01), Hoff, Jr.
patent: 4020469 (1977-04-01), Manning
patent: 4237447 (1980-12-01), Clark
patent: 4466060 (1984-08-01), Riddle
patent: 4692917 (1987-09-01), Fujioka
patent: 4707825 (1987-11-01), Amstutz et al.
patent: 4890281 (1989-12-01), Balboni et al.
patent: 4893304 (1990-01-01), Giacopelli et al.
patent: 4918686 (1990-04-01), Hayashi et al.
patent: 4920531 (1990-04-01), Isono et al.
patent: 4922488 (1990-05-01), Niestegge
Patent Abstracts of Japan, vol. 12, No. 25 (P-659)(2872) Jan. 26, 1988 and JP,A,62 179 041 (NEC Corporation) Aug. 6, 1987.
Patent Abstracts of Japan, vol. 8, No. 219 Oct. 5, 1984 and JP,A,59 103 166 (Fujitsu) Jun. 14, 1984.
"An Interconnection Scheme For a Tightly Coupled Massively Parallel Computer Network"--Jul. 10, 1985, Harris et al.
"A Regular WSI-Node Architecture"--Aug. 1987, Trobec et al.
"A Reconfigurable and Fault-Tolerant VLSI Multi-Processor Array" 1981, Koren.
"Routing Management in Very Large Scale Networks"--Sep. 11-12, 1987 Garcia, Luna, Aceves.
Anderson Paul
Osmon Peter E.
Olms Douglas W.
The City University
Ton Dang
LandOfFree
Data handling arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data handling arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data handling arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1213021