Boots – shoes – and leggings
Patent
1990-01-30
1991-06-04
Lee, Thomas C.
Boots, shoes, and leggings
36423222, 3642801, 3642804, 3642816, 3642287, 3642818, 382 49, G06F 1582
Patent
active
050219472
ABSTRACT:
A data-flow architecture and software environment for high-performance signal and data procesing. The programming environment allows applications coding in a functional high-level language 20 which a compiler 30 converts to a data-flow graph form 40 which a global allocator 50 then automatically partitions and distributes to multiple processing elements 80, or in the case of smaller problems, coding in a data-flow graph assembly language so that an assembler 15 operates directly on an input data-flow graph file 13 and produces an output which is then sent to a local allocator 17 for partitioning and distribution. In the former case a data-flow processor description file 45 is read into the global allocator 50, and in the latter case a data-flow processor description file 14 is read into the assembler 15. The data-flow processor 70 consists of multiple processing elements 80 connected in a three-dimensional bussed packet routing network. Data enters and leaves the processor 70 via input/output devices 90 connected to the processor. The processing elements are designed for implementation in VLSI (Very large scale integration) to provide realtime processing with very large throughput. The modular nature of the computer allows adding more processing elements to meet a range of throughout and reliability requirements. Simulation results have demonstrated high-performance operation, with over 64 million operations per second being attainable using only 64 processing elements.
REFERENCES:
patent: 3614745 (1971-10-01), Podvin et al.
patent: 3978452 (1976-08-01), Barton et al.
patent: 4145733 (1979-03-01), Misunas et al.
patent: 4153933 (1979-05-01), Dennis et al.
patent: 4379326 (1983-04-01), Anastas et al.
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4447875 (1984-05-01), Bolton et al.
patent: 4466061 (1984-08-01), DeSantis et al.
patent: 4583164 (1986-04-01), Tolle
patent: 4644461 (1987-02-01), Jennings
patent: 4727487 (1988-02-01), Masui et al.
patent: 4922413 (1990-05-01), Stoughton et al.
A Distributed VLSI Architecture for Efficient Signal and Data Processing by J. Gaudio et al., IEEE Transactions on Computers, 12/85, pp. 1072-1086.
The Hughes Data Flow Multiprocessor: Architecture for Efficient Signal and Data Processing by R. Vedder et al., International Symposium on Computer Architecture, Conference Proceedings, Jun. 1985, pp. 324-332.
The Hughes Data Flow Multiprocessor by R. Vedder et al., Proceedings of the International Conference on Distributed Computing Systems, May 1985, pp. 2-9.
Static Allocation for a Data Flow Multiprocessor by M. L. Campbell, Proceedings of the International Conference on Parallel Processing, 8/85, pp. 511-517.
Campbell Michael J.
Finn Dennis J.
Tucker George K.
Vahey Michael D.
Vedder Rex W.
Denson-Low Wanda K.
Hughes Aircraft Company
Lee Thomas C.
Streeter William J.
LandOfFree
Data-flow multiprocessor architecture with three dimensional mul does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data-flow multiprocessor architecture with three dimensional mul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data-flow multiprocessor architecture with three dimensional mul will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1031371