Data error detector for digital modems using trellis coding

Details Data error detector for digital modems using trellis coding Data error detector for digital modems using trellis coding

1987-12-30

1989-08-29

Smith, Jerry

Excavating

G06F 1110

Patent

active

048624640

ABSTRACT:
A method and system for data error detection for digital modems using trellis coding makes use of a sixteen traceback Viterbi decoder. One embodiment of the invention comprises a circuit which receives a digital data stream from a communications channel such as a telephone line, passes it through conventional elements including a modem demodulator, adaptive equalizer, and slicer and metric calculation module, and then conducts the output of the calculation module to a parallel combination of a sixteen traceback truncated Viterbi decoder and a sixteen symbol delay line. The parallel outputs of the Viterbi decoder and delay line are conveyed to a "EXCLUSIVE NOR" gate wherein an output of "1" indicates error free data.

REFERENCES:
patent: 4087787 (1978-05-01), Acampora
patent: 4583236 (1986-04-01), Kromer
patent: 4709377 (1987-11-01), Martinez
patent: 4745625 (1988-05-01), Eyuboglu

Affiliated with

Also associated with

Rating

Data error detector for digital modems using trellis coding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data error detector for digital modems using trellis coding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data error detector for digital modems using trellis coding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2246070